B37941K5103K060 datasheet, PDF

Datasheet> All Categories > Passive components> capacitor> B37941K5103K060

B37941K5103K060: DescriptionCAPACITOR, CERAMIC, MULTILAYER, 50 V, X7R, 0.01 uF, SURFACE MOUNT, 0805; CategoryPassive components capacitor; File Size407KB，19 Pages; ManufacturerEPCOS (TDK); Environmental Compliance; Related ProductsFound20parts with similar functions to B37941K5103K060

Download Datasheet Parametric View All

B37941K5103K060 Overview

CAPACITOR, CERAMIC, MULTILAYER, 50 V, X7R, 0.01 uF, SURFACE MOUNT, 0805

B37941K5103K060 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	EPCOS (TDK)
package instruction	CHIP, LEAD FREE
Reach Compliance Code	unknow
ECCN code	EAR99
capacitance	0.01 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	0.6 mm
JESD-609 code	e3
length	2 mm
Installation features	SURFACE MOUNT
multi-layer	Yes
negative tolerance	10%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package shape	RECTANGULAR PACKAGE
Package form	SMT
method of packing	TR, CARDBOARD, 7 INCH
positive tolerance	10%
Rated (DC) voltage (URdc)	50 V
series	B37941(50V)
size code	0805
surface mount	YES
Temperature characteristic code	X7R
Temperature Coefficient	15% ppm/°C
Terminal surface	Tin (Sn) - with Nickel (Ni) barrie
Terminal shape	WRAPAROUND
width	1.25 mm

Preview

Download Datasheet

View All

Multilayer ceramic capacitor

X7R

Series/Type:

Chip

Ordering code: B37921...

Date:

2005-12-05

Content of inside pages of data sheet. Data will be automatically entered into headers and

footers. Please fill in the table and then change the colour to “White”. This ensures that the

table disappears for the customer pdf.

Identification/Classification 1: (header 1)

Identification/Classification 2: (header 2)

Ordering code:

Series/Type:

Preliminary data (optional): (if necessary)

Department:

Date:

Prepared by:

Release signed PE:

Release signed QS:

Modifications/Remarks:

KB VS PE

25.10.2005

Mr. Huainig

Dr. Engel

Dr. Slakhorst

Multilayer ceramic capacitor

HighCV, X7R 1206 50 V

B37872K5105K0**

Chip

EPCOS AG 2005. Reproduction, publication and dissemination of this data sheet, enclosures hereto and the information

contained therein without EPCOS' prior express consent is prohibited.

Recommended Resources

Double tuned amplifierb

Timing circuit a composed of CMOS 555 (ICM7555)

6VDC-220VAC inverter circuit diagram

Schematic diagram of EXB841

Application wiring diagram of TX-KAl01 (IGBT driver)

Computer motherboard circuit diagram 430TX_03

B37941K5103K060 Similar Products

Part Number	Manufacturer	Description
CL21B103KB65PND	SAMSUNG(三星)	Ceramic Capacitor, Multilayer, Ceramic, 50V, 10% +Tol, 10% -Tol, X7R, 15% TC, 0.01uF, Surface Mount, 0805, CHIP, ROHS COMPLIANT
CL21B103KB65PNB	SAMSUNG(三星)	Ceramic Capacitor, Multilayer, Ceramic, 50V, 10% +Tol, 10% -Tol, X7R, 15% TC, 0.01uF, Surface Mount, 0805, CHIP, ROHS COMPLIANT
CL21B103KB65PNO	SAMSUNG(三星)	Ceramic Capacitor, Multilayer, Ceramic, 50V, 10% +Tol, 10% -Tol, X7R, 15% TC, 0.01uF, Surface Mount, 0805, CHIP, ROHS COMPLIANT
CC0805KRX7R9BB103	YAGEO(国巨)
08052R103K9B20D	YAGEO(国巨)	Ceramic Capacitor, Multilayer, Ceramic, 50V, 10% +Tol, 10% -Tol, X7R, 15% TC, 0.01uF, Surface Mount, 0805, CHIP
GCJ216R71H103KA01J	Murata(村田)	Ceramic Capacitor, Multilayer, Ceramic, 50V, 10% +Tol, 10% -Tol, X7R, 15% TC, 0.01uF, Surface Mount, 0805, CHIP, ROHS COMPLIANT
B37941K5103K070	EPCOS (TDK)	CAPACITOR, CERAMIC, MULTILAYER, 50 V, X7R, 0.01 uF, SURFACE MOUNT, 0805
B37941K5103K001	EPCOS (TDK)	CAPACITOR, CERAMIC, MULTILAYER, 50 V, X7R, 0.01 uF, SURFACE MOUNT, 0805
GRM216R71H103KA01J	Murata(村田)	Multilayer Ceramic Capacitors MLCC - SMD/SMT 0805 0.01uF 50volts X7R 10%
C2012X7R1H103KT	TDK(株式会社)	Ceramic Capacitor, Multilayer, Ceramic, 50V, 10% +Tol, 10% -Tol, X7R, 15% TC, 0.01uF, Surface Mount, 0805, CHIP, ROHS COMPLIANT
VJ0805Y103KFAAC5H	Vishay(威世)	CAPACITOR, CERAMIC, MULTILAYER, 50 V, X7R, 0.01 uF, SURFACE MOUNT, 0805, CHIP, ROHS COMPLIANT
VJ0805Y103KFAAI5H	Vishay(威世)	CAPACITOR, CERAMIC, MULTILAYER, 50 V, X7R, 0.01 uF, SURFACE MOUNT, 0805, CHIP, ROHS COMPLIANT
500R15W103KV4	Johanson Dielectrics	Ceramic Capacitor, Multilayer, Ceramic, 50V, 10% +Tol, 10% -Tol, X7R, 15% TC, 0.01uF, Surface Mount, 0805, CHIP
VJ0805Y103KFAAC4X	Vishay(威世)	CAPACITOR, CERAMIC, MULTILAYER, 50 V, X7R, 0.01 uF, SURFACE MOUNT, 0805, CHIP, ROHS COMPLIANT
VJ0805Y103KFAAP5H	Vishay(威世)	CAPACITOR, CERAMIC, MULTILAYER, 50 V, X7R, 0.01 uF, SURFACE MOUNT, 0805, CHIP, ROHS COMPLIANT
C0805C103K5RAC7411	KEMET(基美)	Multilayer Ceramic Capacitors MLCC - SMD/SMT 50volts 10000pF X7R 10%
CL21B103KBANNNL	SAMSUNG(三星)	CAP CER 10000PF 50V X7R 0805
VJ0805Y103KFAAP4X	Vishay(威世)	CAPACITOR, CERAMIC, MULTILAYER, 50 V, X7R, 0.01 uF, SURFACE MOUNT, 0805, CHIP, ROHS COMPLIANT
M123A10BXB103KZ	KEMET(基美)	Ceramic Capacitor, Multilayer, Ceramic, 50V, 10% +Tol, 10% -Tol, BX, 15% TC, 0.01uF, Surface Mount, 0805, CHIP
VJ0805Y103KFAAO5H	Vishay(威世)	CAPACITOR, CERAMIC, MULTILAYER, 50 V, X7R, 0.01 uF, SURFACE MOUNT, 0805, CHIP, ROHS COMPLIANT

[TI recommended course] #Boost and buck-boost DCDC converters help wireless charging design#: //training.eeworld.com.cn/TI/show/course/5501...; wei_huanghmh TI Technology Forum

A Range Extension Reference Design Using the ADF7023 and RFFM6901 915 MHz ISM Band Transceiver Module: [i=s] This post was last edited by Yuzhong on 2014-11-12 08:41 [/i] [b]A range extension reference design using ADF7023 and RFFM6901 915 MHz ISM band transceiver module (with diversity switch) downloa...; 雨中 ADI Reference Circuit

The industry insider whistleblower Junzheng 4725 4755’s shocking revelations!: 1. In fact, the ECC error correction capability of Ingenic 4725 is only 4bit ECC, which means that the currently used 50nm Flash (8bit ECC error correction requirement) is not well supported, not to m...; KG5 Mobile and portable

What is the difference between build and compile?: In keil uv3, build target "target1" compile *.1c compile *.2c compile *.3c compile *.4c link… programsize… error warning… What is the difference between build and compile?...; fengyun11747 MCU

Verilog writing problem: Why is there no output for the newly added pin after the Verilog program is modified? Is it because of the configuration file?...; Maxwell_CZH FPGA/CPLD

FPGA Power Consumption: The project needs to complete the above functions, namely AD/DA, storage, transmission, control algorithm (control cycle 40us, the algorithm is slightly more complicated than PID, and requires single-...; sudongpo2018 FPGA/CPLD

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components