51766-11309600A0 datasheet, PDF

51766-11309600A0: DescriptionBoard Connector, 109 Contact(s), 4 Row(s), Female, Right Angle, Solder Terminal, Locking, Receptacle,; CategoryThe connector The connector; File Size220KB，3 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/

Download Datasheet Parametric View All

51766-11309600A0 Overview

Board Connector, 109 Contact(s), 4 Row(s), Female, Right Angle, Solder Terminal, Locking, Receptacle,

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Objectid	1604613790
Reach Compliance Code	compliant
ECCN code	EAR99
YTEOL	6.83
Other features	TERMINAL PITCH FOR POWER CONTACTS: 6.35 MM
body width	0.448 inch
subject depth	0.82 inch
body length	5.74 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	NOT SPECIFIED
Contact point gender	FEMALE
Contact material	COPPER ALLOY
Contact resistance	20 mΩ
Contact style	HYBRID
DIN compliance	NO
Dielectric withstand voltage	2500VDC V
Durability	200 Cycles
Filter function	NO
IEC compliance	NO
maximum insertion force	6.95 N
Insulation resistance	500000000 Ω
insulator material	GLASS FILLED POLYETHYLENE
MIL compliance	NO
Manufacturer's serial number	51766
Mixed contacts	YES
Installation option 1	LOCKING
Installation method	RIGHT ANGLE
Installation type	BOARD
Number of connectors	ONE
Number of rows loaded	4
Maximum operating temperature	105 °C
Minimum operating temperature	-20 °C
Options	GENERAL PURPOSE
Rated current (signal)	3 A
Guideline	UL
reliability	COMMERCIAL
Terminal length	0.135 inch
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	109
UL Flammability Code	94V-0

PDM: Rev:N

STATUS:

Released

Printed: Dec 20, 2010

EEWORLD University Hall----TI General Operational Amplifier: TI general purpose operational amplifier : https://training.eeworld.com.cn/course/5861...; Timson Talking

Detailed description and use of PLL configuration in FPGA: Detailed description and use of PLL configuration in FPGA (Quartus II)...; dream_byxiaoyu FPGA/CPLD

Reading SD card data: I want to use FPGA to read the data in the SD card. If anyone has a ready-made FPGA program, please share it!...; eeleader FPGA/CPLD

DSP 2812: SCI Active Station Program Framework Implemented in C++: [p=35, null, left][color=#555555][font="][size=15px]The controller communicates with the outside world, usually using some agreed communication protocols, or using character terminals similar to the [...; fish001 DSP and ARM Processors

Cadence is so hard to learn: I am a student learning Cadence, a high-end software. Compared with Altium, I personally feel that it is powerful, but it is really difficult to learn....; boy_1575537 PCB Design

How to make 51 record a lot of data? ?: Specifically, there are multiple data coming in now, for example, light 1 is on, light 2 is on, light 3 is off, and light 4 is off. These are sent from different signal sources and sent to 51 at the s...; 51学习者 51mcu

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components