74851-A145 datasheet, PDF - EEWORLD Datasheet

74851-A145: DescriptionBoard Connector, 14 Contact(s), 2 Row(s), Male, Straight, Solder Terminal; CategoryThe connector The connector; File Size313KB，3 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/

Download Datasheet Parametric View All

74851-A145 Overview

Board Connector, 14 Contact(s), 2 Row(s), Male, Straight, Solder Terminal

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Amphenol
Reach Compliance Code	compliant
Other features	LATCHED
Connector type	BOARD CONNECTOR
Contact to complete cooperation	GOLD (30)
Contact completed and terminated	Gold (Au)
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
DIN compliance	NO
Filter function	NO
IEC compliance	NO
JESD-609 code	e4
MIL compliance	NO
Mixed contacts	NO
Installation method	STRAIGHT
Installation type	BOARD
Number of rows loaded	2
Options	GENERAL PURPOSE
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	14
UL Flammability Code	94V-0
Base Number Matches	1

PDM: Rev:A

STATUS:

Released

Printed: Apr 04, 2003

How to implement pen sliding action on touch screen: The touch screen is resistive and uses S3C2410. When you slide the pen on the touch screen, you can collect the coordinates of all the points you slide over. How can this be achieved?...; beishui Embedded System

Urgently ask for the problem of motor speed measurement...: I am currently working on a DC motor speed measurement module. The speed measurement uses infrared tubes. The motor's impeller is placed between the infrared tubes. When the impeller rotates, it block...; heeh_only MCU

CPLD Implementation of Reset Logic and CPM Protocol Switching in MPC850: [b]Abstract: [/b]This paper introduces the overall scheme of using CPLD to assist in the design of complex logic functions of MPU in embedded systems, and gives the implementation scheme and design po...; songbo FPGA/CPLD

[V] [FPGA Learning Series - NIOS] Soft core is also crazy 2 - Hello World, here I come: [align=left][color=#000000]We have established the first [font=Calibri]NIOS II[/font] project, so the next step is to develop the corresponding software for [font=Calibri]NIOS II[/font]. [/color][/ali...; kdy FPGA/CPLD

How to connect mif files with other modules in VHDL?: How to connect mif files with other modules in VHDL? How to read rom in VHDL?...; infrasonic2009 FPGA/CPLD

Can a 20-second square wave be obtained using a monostable integrated chip?: I want to make a circuit to control the on and off of a light emitting diode, on for 20 seconds and off for the other 20 seconds. Can this be achieved using a monostable chip such as a 555 timer?...; LDLD DIY/Open Source Hardware

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components