802018V-1/387 datasheet, PDF - EEWORLD Datasheet

802018V-1/387: DescriptionParabolic Antenna, 50000MHz Min, 58000MHz Max, 25dB Gain; CategoryWireless rf/communication Radio frequency and microwave; File Size431KB，5 Pages; ManufacturerSkyworks; Websitehttp://www.skyworksinc.com

Download Datasheet Parametric View All

802018V-1/387 Overview

Parabolic Antenna, 50000MHz Min, 58000MHz Max, 25dB Gain

Parameter Name	Attribute value
Maker	Skyworks
Reach Compliance Code	unknown
application	TELEMETRY
diameter	0.457 mm
Gain	25 dB
Omnidirectional	NO
Maximum operating frequency	58000 MHz
Minimum operating frequency	50000 MHz
polarization	CIRCULAR
RF/Microwave Device Types	PARABOLIC ANTENNA
Base Number Matches	1

What are the factors that cause capacitor explosion?: The possible causes of capacitor explosion are as follows: (1) Breakdown of internal components of the capacitor: mainly caused by poor manufacturing process. (2) Damage to the insulation of the capac...; dianzu66 Integrated technical exchanges

Delay problem in single chip microcomputer: I am a novice in microcontrollers. When I was writing a program, my teacher mentioned that there were too many delays in my program and it was difficult to put it into practice. He recommended the vt_...; o景天o 51mcu

Top 10 technology predictions for 2021: I'm reposting an article from Huxiu. You can also take a look at what it says and what you think.Top 10 technology predictions for 2021 Around the New Year, everyone must have read a lot of "Top Ten X...; okhxyyo RF/Wirelessly

How to load the LF2407 program into the on-chip SARAM? Urgent!!: I wrote an SCI program for LF2407 and want to debug it, but it cannot be loaded into the SARAM on the chip. How should I configure the .cmd file? Is it the same when loading in C and pure assembly? I ...; ling281021799 Microcontroller MCU

Good stuff--competition questions: [i=s]This post was last edited by paulhyde on 2014-9-15 08:57[/i] Good stuff - Contest questions...; xupeilinhong Electronics Design Contest

I am new to FPGA. Please help me figure out what is wrong with my program.: `timescale 1ns/1ns `include"addr3.v" module addr4; reg [3:0] a,b; reg cin; wire [3:0] sum; wire cout; integer i,j; addr3 add(sum,cout ,a,b,cin); always #5 cin=~cin; initial begin a=0;b=0;cin=0; for(i=...; yangyi1818 FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components