EEWORLDEEWORLDEEWORLD

Part Number

Search

B2326C5010A00

Description
Ultra Small Low Profile 0603 Balun 50ヘ to 200ヘ Balanced
File Size230KB,6 Pages
ManufacturerAnaren
Websitehttp://www.anaren.com/
Download Datasheet View All

B2326C5010A00 Overview

Ultra Small Low Profile 0603 Balun 50ヘ to 200ヘ Balanced

Model BD2326L50200A00
Rev C
Ultra Small Low Profile 0603 Balun
50Ω to 200Ω Balanced
Description
The BD2326L50200A00 is an ultra-small low profile balanced to unbalanced
transformer designed for differential inputs and output locations on next generation
wireless chipsets in an easy to use surface mount package covering 802.11b+g+n.
The BD2326L50200A00 is ideal for high volume manufacturing and is higher
performance than traditional ceramic baluns. The BD2326L50200A00 has an
unbalanced port impedance of 50Ω and a 200Ω balanced port impedance. This
transformation enables single ended signals to be applied to differential ports on
modern integrated chipsets. The output ports have equal amplitude (-3dB) with 180
degree phase differential. The BD2326L50200A00 is available on tape and reel for
pick and place high volume manufacturing.
Detailed Electrical Specifications:
Specifications subject to change without notice.
ROOM (25°C)
Features:
2300 – 2600 MHz
0.7mm Height Profile
50 Ohm to 2 x 100 Ohm
802.11 b+g +n Compliant
Low Insertion Loss
Input to Output DC Isolation
Surface Mountable
Tape & Reel
Non-conductive Surface
RoHS Compliant
Parameter
Frequency
Unbalanced Port Impedance
Balanced Port Impedance
Return Loss
Insertion Loss*
Amplitude Balance
Phase Balance
CMRR
Power Handling
Operating Temperature
Min.
2300
Typ.
50
200
18
0.9
0.4
3
29
Max
2600
12
1.1
0.8
9
2
+85
-55
Unit
MHz
dB
dB
dB
Degrees
dB
Watts
ºC
* Insertion Loss stated at room temperature (Insertion Loss is approximately 0.1 dB higher at +85 ºC)
Outline Drawing
Top View (Near-side)
.027
±.002
[0.70
±0.05
]
.029
±.004
[0.75
±0.10
]
.020
[0.52]
1
2
3
.008
[0.20]
6
5
4 .010
[0.24]
Side View
Bottom View (Far-side)
.020
[0.50]
.059
±.004
[1.50
±0.10
]
Orientation
Marker Denotes
Pin Location
Dimensions are in Inches [Millimeters]
Mechanical Outline
Pin
1
2
3
4
5
6
Designation
Unbalanced Port
DC Bias/GND
Balanced Port
Balanced Port
GND
GND
Tolerances are Non-Cumulative
Available on Tape
and Reel for Pick and
Place Manufacturing.
USA/Canada:
Toll Free:
Europe
:
(315) 432-8909
(800) 411-6596
+44 2392-232392
Question 4 about openpilot
[align=left]Hello experts, I am analyzing the openpilot source code and found the following code: [/align][align=left][font=新宋体]OPLinkSettingsData oplinkSettings;[/font][/align][align=left][font=新宋体] ...
wangxd5429 Integrated technical exchanges
A qualified PCB engineer is one who can draw wires and understand PCB manufacturing.
In many PCB Layout engineer recruitment information, we can always see the phrase "familiar with PCB production and manufacturing process".PCB Layout EngineerJob requirements:1. Electronics and commun...
mwkjhl PCB Design
Sinlinx A33 Development Board Android Development (Part 1)
Sinlinx A33 Development Board Android Development (Part 1)...
ffqq123456 Mobile and portable
FPGA various digital circuit simulation
...
至芯科技FPGA大牛 FPGA/CPLD
What is this board used for?
...
sunshie007 PCB Design
Share a classic book on embedded ARM+Linux
[size=14px]Share a classic book on embedded ARM+Linux[/size]...
error_echo ARM Technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 457  1834  2572  1426  1203  10  37  52  29  25 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号