EEWORLDEEWORLDEEWORLD

Part Number

Search

74F189

Description
16 X 4 STANDARD SRAM, 27 ns, PDIP16
Categorystorage   
File Size60KB,6 Pages
ManufacturerFairchild
Websitehttp://www.fairchildsemi.com/
Download Datasheet Parametric Compare View All

74F189 Overview

16 X 4 STANDARD SRAM, 27 ns, PDIP16

74F189 Parametric

Parameter NameAttribute value
Number of functions1
Number of terminals16
Maximum operating temperature70 Cel
Minimum operating temperature0.0 Cel
Maximum supply/operating voltage5.5 V
Minimum supply/operating voltage4.5 V
Rated supply voltage5 V
maximum access time27 ns
Processing package description0.300 INCH, PLASTIC, MS-001, DIP-16
Lead-freeYes
EU RoHS regulationsYes
stateACTIVE
packaging shapeRECTANGULAR
Package SizeIN-LINE
Terminal formTHROUGH-HOLE
Terminal spacing2.54 mm
terminal coatingNOT SPECIFIED
Terminal locationDUAL
Packaging MaterialsPLASTIC/EPOXY
Temperature levelCOMMERCIAL
memory width4
organize16 X 4
storage density64 deg
operating modeASYNCHRONOUS
Number of digits16 words
Number of digits16
Memory IC typeSTANDARD SRAM
serial parallelPARALLEL
74F189 64-Bit Random Access Memory with 3-STATE Outputs
April 1988
Revised July 1999
74F189
64-Bit Random Access Memory with 3-STATE Outputs
General Description
The F189 is a high-speed 64-bit RAM organized as a 16-
word by 4-bit array. Address inputs are buffered to mini-
mize loading and are fully decoded on-chip. The outputs
are 3-STATE and are in the high impedance state when-
ever the Chip Select (CS) input is HIGH. The outputs are
active only in the Read mode and the output data is the
complement of the stored data.
Features
s
3-STATE outputs for data bus applications
s
Buffered inputs minimize loading
s
Address decoding on-chip
s
Diode clamped inputs minimize ringing
Ordering Code:
Order Number
74F189SC
74F189SJ
74F189PC
Package Number
M16B
M16D
N16E
Package Description
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300” Wide
16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide
Devices also available in Tape and Reel. Specify by appending suffix “X” to the ordering code.
Logic Symbols
Connection Diagram
IEEE/IEC
© 1999 Fairchild Semiconductor Corporation
DS009493
www.fairchildsemi.com

74F189 Related Products

74F189 74F189PC 74F189SC 74F189SJ
Description 16 X 4 STANDARD SRAM, 27 ns, PDIP16 16 X 4 STANDARD SRAM, 27 ns, PDIP16 16 X 4 STANDARD SRAM, 27 ns, PDIP16 16 X 4 STANDARD SRAM, 27 ns, PDIP16
Number of functions 1 1 1 1
Number of terminals 16 16 16 16
Maximum operating temperature 70 Cel 70 °C 70 °C 70 °C
Terminal form THROUGH-HOLE THROUGH-HOLE GULL WING GULL WING
Terminal location DUAL DUAL DUAL DUAL
Temperature level COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL
memory width 4 4 4 4
organize 16 X 4 16X4 16X4 16X4
Is it Rohs certified? - conform to incompatible incompatible
Maker - Fairchild Fairchild Fairchild
Parts packaging code - DIP SOIC SOIC
package instruction - DIP, DIP16,.3 SOP, SOP16,.25 SOP, SOP16,.3
Contacts - 16 16 16
Reach Compliance Code - compli unknow unknown
ECCN code - EAR99 EAR99 EAR99
Maximum access time - 27 ns 27 ns 27 ns
JESD-30 code - R-PDIP-T16 R-PDSO-G16 R-PDSO-G16
length - 19.305 mm 10.3 mm 10.2 mm
memory density - 64 bi 64 bi 64 bit
Memory IC Type - STANDARD SRAM STANDARD SRAM STANDARD SRAM
word count - 16 words 16 words 16 words
character code - 16 16 16
Operating mode - ASYNCHRONOUS ASYNCHRONOUS ASYNCHRONOUS
Output characteristics - 3-STATE 3-STATE 3-STATE
Package body material - PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code - DIP SOP SOP
Encapsulate equivalent code - DIP16,.3 SOP16,.25 SOP16,.3
Package shape - RECTANGULAR RECTANGULAR RECTANGULAR
Package form - IN-LINE SMALL OUTLINE SMALL OUTLINE
Parallel/Serial - PARALLEL PARALLEL PARALLEL
Peak Reflow Temperature (Celsius) - NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
power supply - 5 V 5 V 5 V
Certification status - Not Qualified Not Qualified Not Qualified
Maximum seat height - 5.08 mm 2.65 mm 2.1 mm
Maximum slew rate - 0.055 mA 0.055 mA 0.055 mA
Maximum supply voltage (Vsup) - 5.5 V 5.5 V 5.5 V
Minimum supply voltage (Vsup) - 4.5 V 4.5 V 4.5 V
Nominal supply voltage (Vsup) - 5 V 5 V 5 V
surface mount - NO YES YES
technology - CMOS CMOS BIPOLAR
Terminal pitch - 2.54 mm 1.27 mm 1.27 mm
Maximum time at peak reflow temperature - NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
width - 7.62 mm 7.5 mm 5.3 mm
Base Number Matches - 1 1 1

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1429  1912  2099  624  1799  29  39  43  13  37 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号