84817-304025LF datasheet, PDF - EEWORLD Datasheet

84817-304025LF: DescriptionBoard Connector, 30 Contact(s), 5 Row(s), Male, Straight, Press Fit Terminal, LEAD FREE; CategoryThe connector The connector; File Size735KB，7 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/; Environmental Compliance

Download Datasheet Parametric View All

84817-304025LF Overview

Board Connector, 30 Contact(s), 5 Row(s), Male, Straight, Press Fit Terminal, LEAD FREE

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Amphenol
package instruction	LEAD FREE
Reach Compliance Code	compliant
Other features	12 GROUND SHIELD CONTACTS IN 1 ROW AVAILABLE, SHROUDED
Connector type	BOARD CONNECTOR
Contact to complete cooperation	TIN
Contact completed and terminated	TIN
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
DIN compliance	NO
Filter function	NO
IEC compliance	NO
JESD-609 code	e3
MIL compliance	NO
Manufacturer's serial number	84817
Plug information	MULTIPLE MATING PARTS AVAILABLE
Mixed contacts	NO
Installation method	STRAIGHT
Installation type	BOARD
Number of rows loaded	5
Options	GENERAL PURPOSE
Terminal pitch	2 mm
Termination type	PRESS FIT
Total number of contacts	30
UL Flammability Code	94V-0
Base Number Matches	1

PDM: Rev:AG

STATUS:

Released

Printed: May 13, 2011

[National Technology N32G457 Review] 3. Create a new rt_thread project - Light up: 1. Use RT-Thread Studio to create a new RT-Thread projectFill in the relevant information as shown in the figure and click Finish to generate the project2. After entering the main interface, you need ...; lugl4313820 Domestic Chip Exchange

Question: LM3S9B96 Ethernet sending function call problem: How do I use the EthernetPacketPut function? How do I set the parameters in it? I want to send an Ethernet packet of size 1214, but the FCS checksum is always 0000. I don't know why?...; maqinglong Microcontroller MCU

Verilog -- inout test problem: verilog 的代码： module bi4b(q,dout,din,ctr1);parameter wide = 3; inout[wide:0] q; input ctr1; input[wide:0] din; output[wide:0] dout;wire[3:0] q,dout;assign dout = (!ctr1) ? q : 4'bz; assign q = (ctr1) ?...; 573481734 FPGA/CPLD

Help: vxworks boot disk always fails: Please help me! After I inserted the boot disk, the monitor displayed: v1.6++++++++++++++++. After a few lines of plus signs, it stopped there. My target machine processor is p3, and the network card ...; dl_lvhaobo Real-time operating system RTOS

【Old Posts】Record Total Posts: First floor for Nong Jie... Just kidding. I have always had obsessive compulsive disorder. For example, when digging graves, I planned to dig them all up one by one from the beginning to the latest. B...; 辛昕 Programming Basics

I stayed up late for 3 consecutive nights, but achieved little results.: Look at the picture without explanation...; shower.xu RF/Wirelessly

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components