EEWORLDEEWORLDEEWORLD

Part Number

Search

APA150-TQI

Description
ProASIC Flash Family FPGAs
File Size4MB,174 Pages
ManufacturerActel
Websitehttp://www.actel.com/
Download Datasheet View All

APA150-TQI Overview

ProASIC Flash Family FPGAs

v5.7
ProASIC
PLUS®
Flash Family FPGAs
Features and Benefits
High Capacity
Commercial and Industrial
75,000 to 1 Million System Gates
27 k to 198 kbits of Two-Port SRAM
66 to 712 User I/Os
300, 000 to 1 million System Gates
72 k to 198 kbits of Two Port SRAM
158 to 712 User I/Os
0.22 µm 4 LM Flash-Based CMOS Process
Live At Power-Up (LAPU) Level 0 Support
Single-Chip Solution
No Configuration Device Required
Retains Programmed Design during Power-Down/Up Cycles
Mil/Aero Devices Operate over Full Military Temperature
Range
3.3 V, 32-Bit PCI, up to 50 MHz (33 MHz over military
temperature)
Two Integrated PLLs
External System Performance up to 150 MHz
The Industry’s Most Effective Security Key (FlashLock
®
)
Low Impedance Flash Switches
Segmented Hierarchical Routing Structure
Small, Efficient, Configurable (Combinatorial or Sequential)
Logic Cells
APA075
75,000
3,072
27 k
12
2
2
4
24
158
Yes
Yes
100, 144
208
144
APA150
150,000
6,144
36k
16
2
2
4
32
242
Yes
Yes
100
208
456
144, 256
APA300
1
300,000
8,192
72 k
32
2
2
4
32
290
Yes
Yes
208
456
144, 256
208, 352
APA450
450,000
12,288
108 k
48
2
2
4
48
344
Yes
Yes
208
456
144, 256, 484
APA600
1
600,000
21,504
126 k
56
2
2
4
56
454
Yes
Yes
208
456
256, 484, 676
208, 352
624
APA750
750,000
32,768
144 k
64
2
2
4
64
562
Yes
Yes
208
456
676, 896
®
High Performance Routing Hierarchy
Ultra-Fast Local and Long-Line Network
High-Speed Very Long-Line Network
High-Performance, Low Skew, Splittable Global Network
100% Routability and Utilization
Schmitt-Trigger Option on Every Input
2.5 V/3.3 V Support with Individually-Selectable Voltage and
Slew Rate
Bidirectional Global I/Os
Compliance with PCI Specification Revision 2.2
Boundary-Scan Test IEEE Std. 1149.1 (JTAG) Compliant
Pin Compatible Packages across the ProASIC
PLUS
Family
PLL with Flexible Phase, Multiply/Divide and Delay
Capabilities
Internal and/or External Dynamic PLL Configuration
Two LVPECL Differential Pairs for Clock or Data Inputs
Flexibility with Choice of Industry-Standard Front-End Tools
Efficient Design through Front-End Timing and Gate Optimization
In-System Programming (ISP) via JTAG Port
SmartGen Netlist Generation Ensures Optimal Usage of
Embedded Memory Blocks
24 SRAM and FIFO Configurations with Synchronous and
Asynchronous Operation up to 150 MHz (typical)
I/O
Military
Reprogrammable Flash Technology
Unique Clock Conditioning Circuitry
Standard FPGA and ASIC Design Flow
ISP Support
SRAMs and FIFOs
Performance
Secure Programming
Low Power
Table 1 •
ProASIC
PLUS
Product Profile
Device
Maximum System Gates
Tiles (Registers)
Embedded RAM Bits (k=1,024 bits)
Embedded RAM Blocks (256x9)
LVPECL
PLL
Global Networks
Maximum Clocks
Maximum User I/Os
JTAG ISP
PCI
Package (by pin count)
TQFP
PQFP
PBGA
FBGA
CQFP
2
CCGA/LGA
2
Notes:
APA1000
1
1,000,000
56,320
198 k
88
2
2
4
88
712
Yes
Yes
208
456
896, 1152
208, 352
624
1. Available as Commercial/Industrial and Military/MIL-STD-883B devices.
2. These packages are available only for Military/MIL-STD-883B devices.
S e pt em be r 2 0 08
© 2008 Actel Corporation
i
See the Actel website for the latest version of the datasheet.
The center main control circuit board PCB was finished today and sent to the manufacturer for board making.
The PCB of the central control circuit board was finished today and sent to the manufacturer for board making. Acting according to the plan is a reminder for myself....
7905 ST MEMS Sensor Creative Design Competition
How to adjust the size of the dialog box
My dialog box is always too large, exceeding the screen of the mobile phone simulator. How can I adjust the size and position of the dialog box? Thank you experts....
xianji1987610 Embedded System
STM32 takes pictures with the camera and stores them in the incorrect bmp format
Please help... Here's the picture first. I was in a hurry to leave last night. This is my working process. STM32 drives the ov7670 camera. The output data is RGB565 data, which is directly sent to the...
qinsong stm32/stm8
Urgent! Questions about telnet and busybox
I am using an am9 development board. After starting it with minicom, I can telnet to the host from the development board, but the host cannot telnet to the development board, and it shows connect refu...
123654 Embedded System
Error: Can't route source node of type max_io to destination node ...
Error: Can't route source node "sg" of type max_io to destination node "sg~1" of type max_mcell Has anyone encountered this problem?...
hai325 FPGA/CPLD
(ulTemp%1024)/102+'0'
In the program of lm3s measuring the internal temperature of the chip, this sentence should mean to convert the decimal part of the temperature into characters, but I still don't understand why such a...
喜鹊王子 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2139  2609  447  1347  2015  44  53  9  28  41 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号