EEWORLDEEWORLDEEWORLD

Part Number

Search

GMM2732233CTG-10

Description
Synchronous DRAM Module, 2MX72, 7.5ns, CMOS, DIMM-168
Categorystorage    storage   
File Size561KB,15 Pages
ManufacturerLG Semicon Co., Ltd.
Download Datasheet Parametric Compare View All

GMM2732233CTG-10 Overview

Synchronous DRAM Module, 2MX72, 7.5ns, CMOS, DIMM-168

GMM2732233CTG-10 Parametric

Parameter NameAttribute value
MakerLG Semicon Co., Ltd.
package instruction,
Reach Compliance Codeunknown
Is SamacsysN
access modeDUAL BANK PAGE BURST
Maximum access time7.5 ns
Other featuresAUTO/SELF REFRESH
JESD-30 codeR-XDMA-N168
memory density150994944 bit
Memory IC TypeSYNCHRONOUS DRAM MODULE
memory width72
Number of functions1
Number of ports1
Number of terminals168
word count2097152 words
character code2000000
Operating modeSYNCHRONOUS
Maximum operating temperature65 °C
Minimum operating temperature
organize2MX72
Package body materialUNSPECIFIED
Package shapeRECTANGULAR
Package formMICROELECTRONIC ASSEMBLY
Certification statusNot Qualified
self refreshYES
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.3 V
surface mountNO
technologyCMOS
Temperature levelCOMMERCIAL
Terminal formNO LEAD
Terminal locationDUAL
Base Number Matches1

GMM2732233CTG-10 Related Products

GMM2732233CTG-10 GMM2732233CTG-10J GMM2732233CTG-10K GMM2732233CTG-12
Description Synchronous DRAM Module, 2MX72, 7.5ns, CMOS, DIMM-168 Synchronous DRAM Module, 2MX72, 9.5ns, CMOS, DIMM-168 Synchronous DRAM Module, 2MX72, 9ns, CMOS, DIMM-168 Synchronous DRAM Module, 2MX72, 9.5ns, CMOS, DIMM-168
Maker LG Semicon Co., Ltd. LG Semicon Co., Ltd. LG Semicon Co., Ltd. LG Semicon Co., Ltd.
Reach Compliance Code unknown unknown unknown unknown
access mode DUAL BANK PAGE BURST DUAL BANK PAGE BURST DUAL BANK PAGE BURST DUAL BANK PAGE BURST
Maximum access time 7.5 ns 9.5 ns 9 ns 9.5 ns
Other features AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH
JESD-30 code R-XDMA-N168 R-XDMA-N168 R-XDMA-N168 R-XDMA-N168
memory density 150994944 bit 150994944 bit 150994944 bit 150994944 bit
Memory IC Type SYNCHRONOUS DRAM MODULE SYNCHRONOUS DRAM MODULE SYNCHRONOUS DRAM MODULE SYNCHRONOUS DRAM MODULE
memory width 72 72 72 72
Number of functions 1 1 1 1
Number of ports 1 1 1 1
Number of terminals 168 168 168 168
word count 2097152 words 2097152 words 2097152 words 2097152 words
character code 2000000 2000000 2000000 2000000
Operating mode SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS
Maximum operating temperature 65 °C 65 °C 65 °C 65 °C
organize 2MX72 2MX72 2MX72 2MX72
Package body material UNSPECIFIED UNSPECIFIED UNSPECIFIED UNSPECIFIED
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY
Certification status Not Qualified Not Qualified Not Qualified Not Qualified
self refresh YES YES YES YES
Maximum supply voltage (Vsup) 3.6 V 3.6 V 3.6 V 3.6 V
Minimum supply voltage (Vsup) 3 V 3 V 3 V 3 V
Nominal supply voltage (Vsup) 3.3 V 3.3 V 3.3 V 3.3 V
surface mount NO NO NO NO
technology CMOS CMOS CMOS CMOS
Temperature level COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL
Terminal form NO LEAD NO LEAD NO LEAD NO LEAD
Terminal location DUAL DUAL DUAL DUAL
Is Samacsys N N N -
Base Number Matches 1 1 1 -
Design of Intelligent Motor Protector Based on DSP
[i=s]This post was last edited by Aguilera on 2019-12-9 21:49[/i]Due to the emergence of production automation and various automatic control and sequential control equipment, motors are required to op...
Aguilera Microcontroller MCU
FPGA circuit problems
Why do we need to add a 100 ohm resistor to the high-speed line of FPGA? The following figure is the circuit diagram of BANK1 area....
zhihu20151126 FPGA/CPLD
Ultra-Low-Power 27-MHz Wireless Mouse Reference Design
Ultra-Low-Power 27-MHz Wireless Mouse Reference Design...
songbo MCU
Fujitsu FRAM Experience Submission_Parking Lot Switch Gate Recorder
[i=s]This post was last edited by reayfei on 2014-1-13 13:26[/i] [p=30, 2, left]Main function: record the time of the gate opening and closing, convenient for recording necessary information. If upgra...
reayfei Integrated technical exchanges
Happy Teacher's Day! Let's talk about the teacher you remember most when you were in school!
Today is Teachers' Day. I wish all the teachers in the forum a happy holiday!Everyone will meet countless teachers in his or her life. From the time you enter kindergarten to the time you start workin...
eric_wang Talking
I would like to ask for advice on controller parameter design of single-phase H-bridge converter with lcl filter
[i=s] This post was last edited by bszl on 2018-3-22 09:55 [/i] At present, I can only think of normalizing first and then using PI control, and maybe PR phase lock or something. . Then I won't be abl...
bszl Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2251  1527  1230  118  2449  46  31  25  3  50 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号