BSH299115 datasheet, PDF - EEWORLD Datasheet

BSH299115: DescriptionTRANSISTOR 200 mA, 50 V, P-CHANNEL, Si, SMALL SIGNAL, MOSFET, FET General Purpose Small Signal; CategoryDiscrete semiconductor The transistor; File Size140KB，6 Pages; ManufacturerNXP; Websitehttps://www.nxp.com

Download Datasheet Parametric Compare View All

BSH299115 Overview

TRANSISTOR 200 mA, 50 V, P-CHANNEL, Si, SMALL SIGNAL, MOSFET, FET General Purpose Small Signal

Parameter Name	Attribute value
Maker	NXP
package instruction	SMALL OUTLINE, R-PDSO-G6
Reach Compliance Code	unknown
ECCN code	EAR99
Other features	LOW THRESHOLD, LOGIC LEVEL COMPATIBLE
Configuration	SINGLE WITH BUILT-IN DIODE
Minimum drain-source breakdown voltage	50 V
Maximum drain current (ID)	0.2 A
Maximum drain-source on-resistance	10 Ω
FET technology	METAL-OXIDE SEMICONDUCTOR
Maximum feedback capacitance (Crss)	12 pF
JESD-30 code	R-PDSO-G6
Number of components	1
Number of terminals	6
Operating mode	ENHANCEMENT MODE
Package body material	PLASTIC/EPOXY
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Polarity/channel type	P-CHANNEL
Certification status	Not Qualified
surface mount	YES
Terminal form	GULL WING
Terminal location	DUAL
transistor applications	SWITCHING
Transistor component materials	SILICON

	BSH299115	BSH299135
Description	TRANSISTOR 200 mA, 50 V, P-CHANNEL, Si, SMALL SIGNAL, MOSFET, FET General Purpose Small Signal	TRANSISTOR 200 mA, 50 V, P-CHANNEL, Si, SMALL SIGNAL, MOSFET, FET General Purpose Small Signal
Maker	NXP	NXP
package instruction	SMALL OUTLINE, R-PDSO-G6	SMALL OUTLINE, R-PDSO-G6
Reach Compliance Code	unknown	unknown
ECCN code	EAR99	EAR99
Other features	LOW THRESHOLD, LOGIC LEVEL COMPATIBLE	LOW THRESHOLD, LOGIC LEVEL COMPATIBLE
Configuration	SINGLE WITH BUILT-IN DIODE	SINGLE WITH BUILT-IN DIODE
Minimum drain-source breakdown voltage	50 V	50 V
Maximum drain current (ID)	0.2 A	0.2 A
Maximum drain-source on-resistance	10 Ω	10 Ω
FET technology	METAL-OXIDE SEMICONDUCTOR	METAL-OXIDE SEMICONDUCTOR
Maximum feedback capacitance (Crss)	12 pF	12 pF
JESD-30 code	R-PDSO-G6	R-PDSO-G6
Number of components	1	1
Number of terminals	6	6
Operating mode	ENHANCEMENT MODE	ENHANCEMENT MODE
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY
Package shape	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE	SMALL OUTLINE
Polarity/channel type	P-CHANNEL	P-CHANNEL
Certification status	Not Qualified	Not Qualified
surface mount	YES	YES
Terminal form	GULL WING	GULL WING
Terminal location	DUAL	DUAL
transistor applications	SWITCHING	SWITCHING
Transistor component materials	SILICON	SILICON

Drive for advice: Can someone post a piece of their own code? A completed driver (with comments). My goal is to figure out where to write some code! For example: usbdeviceattach is called when the USB is connected to t...; niexs Embedded System

Application of frequency converter in starting and speed regulation system of multiple fans: 在工业控制领域变频调速正越来越普遍地使用于各种调速系统中，它具有体积小、重量轻、安装操作简单、数据可靠、性能稳定、节电效果显著等优点。用在风机、水泵调速控制系统中具有软起动功能，减少了对电网的污染。而单台变频器既可用于多台风机软起动又可用于对某台风机调速，这在某些应用场合具有非常重要的现实意义。　　Southern Xinjiang is rich in cotton, and many cot...; zbz0529 Industrial Control Electronics

[Novice FPGA VHDL Learning Post] Post 6 Flashing Light: [align=center][Rookie FPGA VHDL Learning Post] Post 6 [font=Times New Roman] [/font] Flashing Light [/align][align=left][font=Times New Roman][color=#000000] [/color][/font][/align][align=left][b]The ...; 常见泽1 FPGA/CPLD

How to get the frame length: My method: The total length of the IP + 14 (Ethernet header length) = the length of the entire frame. However, most packets captured by IRIS can be calculated using my method, but sometimes it is not ...; xuchenjian Embedded System

What does this program mean about cc2530?: Macro definition for setting T3 overflow interrupt register **********************************************/ #define TIMER34_ENABLE_OVERFLOW_INT(timer,val) \ (T3CTL = (val) ? T3CTL | 0x08 : T3CTL & ~0x...; mr.jiang RF/Wirelessly

Verilog HDL---Blocking and Non-Blocking Assignments: General usage of blocking and non-blocking assignments:1 ) Using blocking assignment in the always block that describes the combinational logic will synthesize into a combinational logic circuit struc...; 捍卫真理 FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components