DISCRETE SEMICONDUCTORS
DATA SHEET
BSP230
P-channel enhancement mode
vertical D-MOS transistor
Product specification
Supersedes data of 1995 Apr 07
File under Discrete Semiconductors, SC13b
1997 Jun 17
Philips Semiconductors
Product specification
P-channel enhancement mode
vertical D-MOS transistor
FEATURES
•
Direct interface to C-MOS, TTL, etc.
•
High-speed switching
•
No secondary breakdown.
APPLICATIONS
•
Line current interruptor in telephone sets
•
Relay, high speed and line transformer drivers.
DESCRIPTION
P-channel enhancement mode vertical D-MOS transistor
in a SOT223 plastic SMD package.
PINNING - SOT223
PIN
1
2
3
4
SYMBOL
g
d
s
d
DESCRIPTION
gate
drain
source
drain
CAUTION
1
Top view
handbook, halfpage
BSP230
4
d
g
s
2
3
MAM121
Fig.1 Simplified outline and symbol.
The device is supplied in an antistatic package.
The gate-source input must be protected against static
discharge during transport or handling.
QUICK REFERENCE DATA
SYMBOL
V
DS
V
GSO
V
GSth
I
D
R
DSon
P
tot
PARAMETER
drain-source voltage (DC)
gate-source voltage (DC)
gate-source threshold voltage
drain current (DC)
drain-source on-state resistance
total power dissipation
I
D
=
−170
mA; V
GS
=
−10
V
T
amb
≤
25
°C
open drain
I
D
=
−1
mA; V
DS
= V
GS
CONDITIONS
−
−
−1.7
−
−
−
MIN.
MAX.
−300
±20
−2.55
−210
17
1.5
V
V
V
mA
Ω
W
UNIT
1997 Jun 17
2
Philips Semiconductors
Product specification
P-channel enhancement mode
vertical D-MOS transistor
LIMITING VALUES
In accordance with the Absolute Maximum Rating System (IEC 134).
SYMBOL
V
DS
V
GSO
I
D
I
DM
P
tot
T
stg
T
j
PARAMETER
drain-source voltage (DC)
gate-source voltage (DC)
drain current (DC)
peak drain current
total power dissipation
storage temperature
operating junction temperature
T
amb
≤
25
°C;
note 1
open drain
CONDITIONS
−
−
−
−
−
−65
−
MIN.
BSP230
MAX.
−300
±20
−210
−0.75
1.5
+150
150
V
V
UNIT
mA
A
W
°C
°C
THERMAL CHARACTERISTICS
SYMBOL
R
th j-a
PARAMETER
thermal resistance from junction to ambient
CONDITIONS
note 1
VALUE
83.3
UNIT
K/W
Note to the Limiting values and Thermal characteristics
1. Device mounted on an epoxy printed-circuit board, 40
×
40
×
1.5 mm; mounting pad for drain lead minimum 6 cm
2
.
CHARACTERISTICS
T
j
= 25
°C
unless otherwise specified.
SYMBOL
V
(BR)DSS
V
GSth
I
DSS
I
GSS
R
DSon
y
fs
C
iss
C
oss
C
rss
t
on
t
off
PARAMETER
drain-source breakdown voltage
gate-source threshold voltage
drain-source leakage current
gate leakage current
drain-source on-state resistance
forward transfer admittance
input capacitance
output capacitance
reverse transfer capacitance
CONDITIONS
V
GS
= 0; I
D
=
−10 µA
V
DS
= V
GS
; I
D
=
−1
mA
V
GS
= 0; V
DS
=
−240
V
V
GS
=
±20
V; V
DS
= 0
V
GS
=
−10
V; I
D
=
−170
mA
V
DS
=
−25
V; I
D
=
−170
mA
MIN.
−300
−1.7
−
−
−
100
TYP.
−
−
−
−
−
−
60
15
5
MAX.
−
−2.55
−100
±100
17
−
90
30
15
UNIT
V
V
nA
nA
Ω
mS
pF
pF
pF
V
GS
= 0; V
DS
=
−25
V; f = 1 MHz
−
V
GS
= 0; V
DS
=
−25
V; f = 1 MHz
−
V
GS
= 0; V
DS
=
−25
V; f = 1 MHz
−
V
GS
= 0 to
−10
V; V
DD
=
−50
V;
I
D
=
−250
mA
V
GS
=
−10
to 0 V; V
DD
=
−50
V;
I
D
=
−250
mA
−
−
Switching times
(see Figs 2 and 3)
turn-on time
turn-off time
5
15
10
30
ns
ns
1997 Jun 17
3
Philips Semiconductors
Product specification
P-channel enhancement mode
vertical D-MOS transistor
BSP230
handbook, halfpage
VDD =
−50
V
handbook, halfpage
10 %
INPUT
90 %
ID
0
−10
V
50
Ω
10 %
OUTPUT
90 %
t on
t off
MBB689
MBB690
Fig.2 Switching time test circuit.
Fig.3 Input and output waveforms.
handbook, halfpage
1.6
MLC687
handbook, halfpage
1
MLC694
P tot
(W)
1.2
ID
(A)
(1)
tp =
10
µs
100
µs
1 ms
10
1
10 ms
100 ms
0.8
P
10
0.4
2
δ
= T
tp
DC
1s
tp
T
0
0
50
100
150
200
T amb (
o
C)
10
3
t
1
10
10
2
V
DS
(V)
10
3
δ
= 0.01.
T
amb
= 25
°C.
(1) R
DSon
limitation.
Fig.4 Power derating curve.
Fig.5 DC SOAR.
1997 Jun 17
4
Philips Semiconductors
Product specification
P-channel enhancement mode
vertical D-MOS transistor
BSP230
MLC688
handbook, halfpage
100
MLC690
handbook, halfpage
800
C
(pF)
80
ID
(mA)
600
P = 1.5 W
VGS = 10 V
7V
6V
5V
400
60
C iss
40
4V
200
20
Coss
C rss
0
10
20
V DS (V)
30
0
0
2
4
6
8
3.5 V
3V
10
12
V DS (V)
0
V
GS
= 0.
T
j
= 25
°C.
f = 1 MHz.
T
j
= 25
°C.
Fig.6
Capacitance as a function of drain source
voltage; typical values.
Fig.7 Typical output characteristics.
MLC689
MLC691
handbook, halfpage
800
handbook, halfpage
80
ID
(mA)
600
R DSon
(Ω)
60
400
40
200
20
0
0
2
4
6
8
10
V GS (V)
0
0
I
D
=
−170
mA.
T
j
= 25
°C.
2
4
6
8
VGS (V)
10
V
DS
=
−25
V.
T
j
= 25
°C.
Fig.9
Fig.8 Typical transfer characteristics.
Drain-source on-state resistance as a
function of gate-source voltage; typical
values.
1997 Jun 17
5
MCU
京公网安备 11010802033920号
EEWORLD
