EEWORLDEEWORLDEEWORLD

Part Number

Search

AGLP030-V2CSG289I

Description
FPGA, 3120 CLBS, 125000 GATES, PBGA289
Categorysemiconductor    Programmable logic devices   
File Size498KB,14 Pages
ManufacturerActel
Websitehttp://www.actel.com/
Download Datasheet Parametric View All

AGLP030-V2CSG289I Overview

FPGA, 3120 CLBS, 125000 GATES, PBGA289

AGLP030-V2CSG289I Parametric

Parameter NameAttribute value
Number of functions1
Number of terminals289
Maximum operating temperature85 Cel
Minimum operating temperature-40 Cel
Maximum supply/operating voltage1.58 V
Minimum supply/operating voltage1.42 V
Rated supply voltage1.5 V
Processing package description14 X 14 MM, 1.2 MM HEIGHT, 0.8 MM PITCH, ROHS COMPLIANT, CSP-289
Lead-freeYes
EU RoHS regulationsYes
stateACTIVE
CraftsmanshipCMOS
packaging shapeSQUARE
Package SizeGRID ARRAY, THIN PROFILE, FINE PITCH
surface mountYes
Terminal formBALL
Terminal spacing0.8000 mm
terminal coatingNOT SPECIFIED
Terminal locationBOTTOM
Packaging MaterialsPLASTIC/EPOXY
Temperature levelINDUSTRIAL
organize3120 CLBS, 125000 GATES
Number of configurable logic modules3120
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Number of equivalent gate circuits125000
v1.3
IGLOO PLUS Low-Power Flash FPGAs
with Flash*Freeze Technology
Features and Benefits
Low Power
1.2 V to 1.5 V Core Voltage Support for Low Power
Supports Single-Voltage System Operation
5 µW Power Consumption in Flash*Freeze Mode
Low-Power Active FPGA Operation
Flash*Freeze Technology Enables Ultra-Low Power
Consumption while Maintaining FPGA Content
• Configurable Hold Previous State, Tristate, HIGH, or LOW
State per I/O in Flash*Freeze Mode
• Easy Entry To / Exit From Ultra-Low-Power Flash*Freeze Mode
®
High-Performance Routing Hierarchy
• Segmented, Hierarchical Routing and Clock Structure
Advanced I/O
• 1.2 V, 1.5 V, 1.8 V, 2.5 V, and 3.3 V Mixed-Voltage Operation
• Bank-Selectable I/O Voltages—4 Banks per Chip on All
IGLOO
®
PLUS Devices
• Single-Ended
I/O
Standards:
LVTTL,
LVCMOS
3.3 V / 2.5 V / 1.8 V / 1.5 V / 1.2 V
• Selectable Schmitt Trigger Inputs
• I/O Registers on Input, Output, and Enable Paths
• Hot-Swappable and Cold-Sparing I/Os
• Programmable Output Slew Rate and Drive Strength
• Weak Pull-Up/-Down
• IEEE 1149.1 (JTAG) Boundary Scan Test
• Pin-Compatible Small-Footprint Packages across the IGLOO
PLUS Family
• Six CCC Blocks, One with an Integrated PLL
• Configurable
Phase
Shift, Multiply/Divide,
Delay
Capabilities, and External Feedback
• Wide Input Frequency Range (1.5 MHz up to 250 MHz)
Feature Rich
• 30 k to 125 k System Gates
• Up to 36 kbits of True Dual-Port SRAM
• Up to 212 User I/Os
Reprogrammable Flash Technology
130-nm, 7-Layer Metal, Flash-Based CMOS Process
Live-at-Power-Up (LAPU) Level 0 Support
Single-Chip Solution
Retains Programmed Design When Powered Off
Clock Conditioning Circuit (CCC) and PLL
In-System Programming (ISP) and Security
• Secure ISP Using On-Chip 128-Bit Advanced Encryption
Standard (AES) Decryption via JTAG (IEEE 1532–compliant)
• FlashLock
®
to Secure FPGA Contents
Embedded Memory
• 1 kbit of FlashROM User Nonvolatile Memory
• SRAMs and FIFOs with Variable-Aspect-Ratio 4,608-Bit RAM
Blocks (×1, ×2, ×4, ×9, and ×18 organizations)
• True Dual-Port SRAM (except ×18)
AGLP030
30 k
256
792
5
1k
6
4
120
CS201, CS289
VQ128
AGLP060
60 k
512
1,584
10
18
4
Yes
1k
1
18
4
157
CS201, CS289
VQ176
AGLP125
125 k
1,024
3,120
16
36
8
Yes
1k
1
18
4
212
CS281, CS289
Table 1-1 •
IGLOO PLUS Product Family
IGLOO PLUS Devices
System Gates
Typical Equivalent Macrocells
VersaTiles (D-flip-flops)
Flash*Freeze Mode (typical, µW)
RAM kbits (1,024 bits)
4,608-Bit Blocks
Secure (AES) ISP
FlashROM Bits
Integrated PLL in CCCs
1
VersaNet Globals
2
I/O Banks
Maximum User I/Os
Package Pins
CS
VQ
Notes:
1. AGLP060 in CS201 does not support the PLL.
2. Six chip (main) and twelve quadrant global networks are available for AGLP060 and AGLP125.
† The AGLP030 device does not support this feature.
December 2008
© 2008 Actel Corporation
I
Regarding the direct control of the registers of the RS232 serial port, please give me some advice.
I am writing a DOS program that requires a pin of the serial port to control the flashing of a light. Now I can control the RTS pin through the MODEM control register, that is, control the D1 bit of 0...
lock Embedded System
Looking for TI training course handouts!
I felt great when watching the TI video training course.So I wanted to find the course notes.But I couldn't find them in the technical support, related products, and related downloads on the course pa...
yhye2world Training Edition
BQ24172 abnormal charging discussion and solution
[i=s]This post was last edited by qwqwqw2088 on 2019-5-28 07:28[/i] [size=4] I want to use BQ24172 to design a battery charger solution, but I don’t quite understand its function and how to use it. Th...
qwqwqw2088 Analogue and Mixed Signal
What is the difference between AT89S51 and C8051F microcontrollers? (Urgent)
Dear seniors, I am a student rookie and want to use a single-chip microcomputer as a data collector. I have encountered such a problem. What is the difference between AT89S51 and C8051F single-chip mi...
aloosefish Embedded System
MSP430 button control LED light
I want to realize the button control LED light on and off, but I can't realize the LED light P1 port button P2.4--2.7 online waiting #include "msp430x14x.h" /* Initialize P1 port */ #include#define ke...
haoxin1299 Microcontroller MCU
3D Function of PADS9.0.pdf
3D Function of PADS9.0.pdf...
dontium PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2387  26  2878  2214  2885  49  1  58  45  59 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号