INTEGRATED CIRCUITS
DATA SHEET
For a complete data sheet, please also download:
•
The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
•
The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
•
The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines
74HC/HCT4543
BCD to 7-segment
latch/decoder/driver for LCDs
Product specification
File under Integrated Circuits, IC06
December 1990
Philips Semiconductors
Product specification
BCD to 7-segment latch/decoder/driver
for LCDs
FEATURES
•
Latch storage of BCD inputs
•
Blanking inputs
•
Output capability: non-standard
•
I
CC
category: MSI
GENERAL DESCRIPTION
The 74HC/HCT4543 are high-speed Si-gate CMOS
devices and are pin compatible with “4543” of the “4000B”
series. They are specified in compliance with JEDEC
standard no. 7A.
The 74HC/HCT4543 are BCD to 7-segment
latch/decoder/drivers for liquid crystal displays. They have
QUICK REFERENCE DATA
GND = 0 V; T
amb
= 25
°C;
t
r
= t
f
= 6 ns
74HC/HCT4543
four address inputs (D
0
to D
3
), an active HIGH latch
disable input (LD), an active HIGH blanking input (BI), an
active HIGH phase input (PH) and seven buffered
segment outputs (Q
a
to Q
g
).
The “4543” provides the function of a 4-bit storage latch
and an 8-4-2-1 BCD to 7-segment decoder driver. The
“4543” can invert the logic levels of the output combination.
The phase (PH), blanking (BI) and latch disable (LD)
inputs are used to reverse the function table phase, blank
the display and store a BCD code, respectively.
For liquid crystal displays a square-wave is applied to PH
and the electrical common back-plane of the display. The
outputs of the “4543” are directly connected to the
segments of the liquid crystal.
TYPICAL
SYMBOL
t
PHL
/ t
PLH
PARAMETER
propagation delay
D
n
to Q
n
LD to Q
n
BI to Q
n
C
I
C
PD
Notes
1. C
PD
is used to determine the dynamic power dissipation (P
D
in
µW):
P
D
= C
PD
×
V
CC2
×
f
i
+ ∑
(C
L
×
V
CC2
×
f
o
) where:
f
i
= input frequency in MHz
f
o
= output frequency in MHz
∑
(C
L
×
V
CC2
×
f
o
) = sum of outputs
C
L
= output load capacitance in pF
V
CC
= supply voltage in V
2. For HC the condition is V
I
= GND to V
CC
For HCT the condition is V
I
= GND to V
CC
−1.5
V
ORDERING INFORMATION
See
“74HC/HCT/HCU/HCMOS Logic Package Information”.
input capacitance
power dissipation capacitance per package
notes 1 and 2
CONDITIONS
HC
C
L
= 15 pF; V
CC
= 5 V
29
32
20
3.5
42
33
31
28
3.5
42
ns
ns
ns
pF
pF
HCT
UNIT
December 1990
2
Philips Semiconductors
Product specification
BCD to 7-segment latch/decoder/driver for
LCDs
PIN DESCRIPTION
PIN NO.
1
5, 3, 2, 4
6
7
8
9, 10, 11, 12, 13, 15, 14
16
SYMBOL
LD
D
0
to D
3
PH
BI
GND
Q
a
to Q
g
V
CC
NAME AND FUNCTION
latch disable input (active HIGH)
address (data) inputs
phase input (active HIGH)
blanking input (active HIGH)
ground (0 V)
segment outputs
positive supply voltage
74HC/HCT4543
Fig.1 Pin configuration.
Fig.2 Logic symbol.
Fig.3 IEC logic symbol.
December 1990
3
Philips Semiconductors
Product specification
BCD to 7-segment latch/decoder/driver for
LCDs
74HC/HCT4543
APPLICATIONS
•
Driving LCD displays
•
Driving fluorescent displays
•
Driving incandescent displays
•
Driving gas discharge displays
Fig.4 Functional diagram.
Fig.5 Segment designation.
FUNCTION TABLE
INPUTS
LD
X
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
L
as
above
Notes
1. For liquid crystal displays, apply a square-wave to PH.
2. Depends upon the BCD-code previously applied when LD = HIGH.
H = HIGH voltage level
L = LOW voltage level
X = don’t care
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
BI
H
PH
(1)
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
H
L
L
L
L
L
L
L
L
H
H
H
H
H
H
H
H
X
D
3
X
L
L
L
L
H
H
H
H
L
L
L
L
H
H
H
H
X
D
2
X
D
1
X
L
L
H
H
L
L
H
H
L
L
H
H
L
L
H
H
X
D
0
X
L
H
L
H
L
H
L
H
L
H
L
H
L
H
L
H
X
L
H
L
H
H
L
H
H
H
H
H
L
L
L
L
L
L
Q
a
L
H
H
H
H
H
L
L
H
H
H
L
L
L
L
L
L
Q
b
L
H
H
L
H
H
H
H
H
H
H
L
L
L
L
L
L
Q
c
OUTPUTS
Q
d
L
H
L
H
H
L
H
H
L
H
H
L
L
L
L
L
L
(1)
DISPLAY
Q
e
Q
f
L
H
L
L
L
H
H
H
L
H
H
L
L
L
L
L
L
L
L
L
H
H
H
H
H
L
H
H
L
L
L
L
L
L
Q
g
blank
0
1
2
3
4
5
6
7
8
9
blank
blank
blank
blank
blank
blank
(1)
L
H
L
H
L
L
L
H
L
H
L
L
L
L
L
L
L
as above
inverse of above
as
above
December 1990
4
Embedded System
京公网安备 11010802033920号
EEWORLD
