MMDP-67204FV-15 datasheet, PDF

Datasheet> All Categories > storage> storage> MMDP-67204FV-15

MMDP-67204FV-15: DescriptionFIFO, 4KX9, 15ns, Asynchronous, CMOS, CDFP28, 0.400 INCH, FP-28; Categorystorage storage; File Size344KB，20 Pages; ManufacturerTEMIC; Websitehttp://www.temic.de/

Download Datasheet Parametric View All

MMDP-67204FV-15 Overview

FIFO, 4KX9, 15ns, Asynchronous, CMOS, CDFP28, 0.400 INCH, FP-28

MMDP-67204FV-15 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
package instruction	0.400 INCH, FP-28
Reach Compliance Code	unknown
Maximum access time	15 ns
period time	25 ns
JESD-30 code	R-CDFP-F28
JESD-609 code	e0
memory density	36864 bit
Memory IC Type	OTHER FIFO
memory width	9
Number of functions	1
Number of terminals	28
word count	4096 words
character code	4000
Operating mode	ASYNCHRONOUS
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
organize	4KX9
Exportable	NO
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	DFP
Encapsulate equivalent code	FL28,.4
Package shape	RECTANGULAR
Package form	FLATPACK
Parallel/Serial	PARALLEL
power supply	5 V
Certification status	Not Qualified
Maximum standby current	0.005 A
Maximum slew rate	0.12 mA
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	FLAT
Terminal pitch	1.27 mm
Terminal location	DUAL
Base Number Matches	1

Preview

Download Datasheet

View All

Features

•

First-in first-out dual port memory

4096 y 9 organisation

Fast Flag and access times: 15, 30 ns

Wide temperature range: - 55°C to + 125°C

Fully expandable by word width or depth

Asynchronous read/write operations

Empty, full and half flags in single device mode

Retransmit capability

Bi-directional applications

Battery back-up operation: 2V data retention

TTL compatible

Single 5V + 10% power supply

QML Q and V with SMD 5962-89568

Description

The M67204F implements a first-in first-out algorithm, featuring asynchronous

read/write operations. The FULL and EMPTY flags prevent data overflow and under-

flow. The Expansion logic allows unlimited expansion in word size and depth with no

timing penalties. Twin address pointers automatically generate internal read and write

addresses, and no external address information are required for the Atmel FIFOs.

Address pointers are automatically incremented with the write pin and read pin. The 9

bits wide data are used in data communications applications where a parity bit for

error checking is necessary. The Retransmit pin reset the Read pointer to zero without

affecting the write pointer. This is very useful for retransmitting data when an error is

detected in the system.

Using an array of eight transistors (8 T) memory cell, the M67204F combine an

extremely low standby supply current (typ = 0.1

µA)

with a fast access time at 15 ns

over the full temperature range. All versions offer battery backup data retention capa-

bility with a typical power consumption at less than 2

µW.

The M67204F is processed according to the methods of the latest revision of the MIL

PRF 38535 (Q and V) or ESA SCC 9000.

Rad Tolerant

High Speed

4Kx9

Parallel FIFO

M67204F

Rev. E–20-Aug-01

M67204F

Write Enable (W)

A write cycle is initiated on the falling edge of this input if the Full Flag (FF) is not set.

Data set-up and hold times must be maintained in the rise time of the leading edge of

the Write Enable (W). Data is stored sequentially in the Ram array, regardless of any

current read operation.

Once half the memory is filled, and during the falling edge of the next write operation,

the Half-Full Flag (HF) will be set to low and remain in this state until the difference

between the write and read pointers is less than or equal to half of the total available

memory in the device. The Half-Full Flag (HF) is then reset by the rising edge of the

read operation.

To prevent data overflow, the Full Flag (FF) will go low, inhibiting further write opera-

tions. On completion of a valid read operation, the Full Flag (FF) will go high after TRFF,

allowing a valid write to begin. When the FIFO stack is full, the internal write pointer is

blocked from W, so that external changes to W will have no effect on the full FIFO stack.

Read Enable (R)

A read cycle is initiated on the falling edge of the Read Enable (R) provided that the

Empty Flag (EF) is not set. The data is accessed on a first in/first out basis, not with

standing any current write operations. After Read Enable (R) goes high, the Data Out-

puts (Q0 - Q8) will return to a high impedance state until the next Read operation. When

all the data in the FIFO stack has been read, the Empty Flag (EF) will go low, allowing

the “final” read cycle, but inhibiting further read operations whilst the data outputs

remain in a high impedance state. Once a valid write operation has been completed, the

Empty Flag (EF) will go high after tWEF and a valid read may then be initiated. When

the FIFO stack is empty, the internal read pointer is blocked from R, so that external

changes to R will have no effect on the empty FIFO stack.

This is a dual-purpose input. In the Depth Expansion Mode, this pin is connected to

ground to indicate that it is the first loaded (see Operating Modes). In the Single Device

Mode, this pin acts as the retransmit input. The Single Device Mode is initiated by con-

necting the Expansion In (XI) to ground.

The M67204F can be made to retransmit data when the Retransmit Enable Control (RT)

input is pulsed low. A retransmit operation will set the internal read point to the first loca-

tion and will not affect the write pointer. Read Enable (R) and Write Enable (W) must be

in the high state during retransmit. The retransmit feature is intended for use when a

number of writes equals to or less than the depth of the FIFO has occured since the last

RS cycle. The retransmit feature is not compatible with the Depth Expansion Mode and

will affect the Half-Full Flag (HF), in accordance with the relative locations of the read

and write pointers.

First Load/Retransmit

(FL/RT)

Expansion In (XI)

This input is a dual-purpose pin. Expansion In (XI) is connected to GND to indicate an

operation in the single device mode. Expansion In (XI) is connected to Expansion Out

(XO) of the previous device in the Depth Expansion or Daisy Chain modes.

The Full Flag (FF) will go low, inhibiting further write operations when the write pointer is

one location less than the read pointer, indicating that the device is full. If the read

pointer is not moved after Reset (RS), the Full Flag (FF) will go low after 4096 writes.

The Empty Flag (EF) will go low, inhibiting further read operations when the read pointer

is equal to the write pointer, indicating that the device is empty.

Full Flag (FF)

Empty Flag (EF)

Rev. E–20-Aug-01

Recommended Resources

With phase compensation circuit

Structure and working principle diagram of various protection circuitsg

Audio DA converter circuit structure

Photovoltaic cell equivalent circuit diagram

1kV voltage generator composed of 555

Parity bit generation circuit composed of shift register

Raw os's first anniversary: [p=26, null, left][color=#333333][font=Arial][size=14px]On January 15, 2012, I finally mustered up the courage to write a real-time operating system. I had an impulse to do this when I first came into...; jorya_txj Embedded System

Interprocess Communication: If two processes are not parent-child processes, or have no relationship, can they communicate using pipes? If so, after creating the pipe int fd[2], pipe(fd), do fd[0] and fd[1] need to be saved in a...; huangluling Embedded System

EEWORLD University Hall - Using SensorTile to create a stylish skateboard: Use SensorTile to create a stylish skateboard : https://training.eeworld.com.cn/course/4050...; dql2016 MCU

【Review SGP40】+ Unboxing & Features: [i=s]This post was last edited by damiaa on 2021-2-1 11:46[/i]【Review SGP40】+ UnboxingFeatures It was a pleasant surprise to receive the Sensirion SEK-SVM40 (SGP40) development board. The green packag...; damiaa Sensor

What does CEPC mean in platform builder?: It is put together with Emulation, but I don’t know what it is. Please tell me, thank you....; oliver22414 Embedded System

About the interruption of ST inertial sensors [ST engineers share practical articles]: As shown in the figure below, taking LIS2DS12TR as an example, ST takes into account the diversity of customer needs and provides two output interrupt pins at one time. Many customers are not used to ...; nmg MEMS sensors

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components