EEWORLDEEWORLDEEWORLD

Part Number

Search

A32140XL-FVQC

Description
Integrator Series FPGAs: 1200XL and 3200DX Families
File Size604KB,84 Pages
ManufacturerActel
Websitehttp://www.actel.com/
Download Datasheet View All

A32140XL-FVQC Overview

Integrator Series FPGAs: 1200XL and 3200DX Families

Discontinued – v3.0
v3.0
Integrator Series FPGAs:
1200XL and 3200DX Families
F ea t u re s
H ig h C a p ac it y
G e n e ra l D es c ri p t i o n
2,500 to 30,000 Logic Gates
Up to 3Kbits Configurable Dual-Port SRAM
Fast Wide-Decode Circuitry
Up to 250 User-Programmable I/O Pins
225 MHz Performance
5 ns Dual-Port SRAM Access
100 MHz FIFOs
7.5 ns 35-Bit Address Decode
H ig h P e r f o r m a nc e
Actel’s Integrator Series FPGAs are the first programmable
logic devices optimized for high-speed system logic
integration. Based on Actel’s proprietary antifuse
technology and 0.6-micron double metal CMOS process,
Integrator Series devices offer a fine-grained, register-rich
architecture with embedded dual-port SRAM and
wide-decode circuitry.
Integrator Series’ 3200DX and 1200XL families were
designed to integrate system logic which is typically
implemented in multiple CPLDs, PALs, and FPGAs. These
devices provide the features and performance required for
today’s complex, high-speed digital logic systems. The
3200DX family offers fast dual-port SRAM for implementing
FIFOs, LIFOs, and temporary data storage. The large
number of storage elements can efficiently address
applications requiring wide datapath manipulation and
transformation functions such as telecommunications,
networking, and DSP.
E a s e - of -I n t e g r a t i o n
• Synthesis-Friendly Architecture Supports ASIC Design
Methodologies.
• 95–100% Device Utilization using Automatic
Place-and-Route Tools.
• Deterministic, User-Controllable Timing Via Timing
Driven Software Tools with Up To 100% Pin Fixing.
• IEEE Standard 1149.1 (JTAG) Boundary Scan Testing.
In t eg r a to r S e ri e s P ro d u ct P r of i l e F a m i l y
1200XL
Device
A1225XL
2,500
N/A
231
220
N/A
N/A
231
2
83
No
A1240XL
4,000
N/A
348
336
N/A
N/A
348
2
104
No
A1280XL
8,000
N/A
624
608
N/A
N/A
624
2
140
No
3200DX
A3265DX
6,500
N/A
510
475
20
N/A
510
2
126
No
PL84
PQ100
PQ160
TQ176
A32100DX
10,000
2,048
700
662
20
8
700
6
152
Yes
PL84
PQ160
PQ208
TQ176
CQ84
A32140DX
14,000
N/A
954
912
24
N/A
954
2
176
Yes
PL84
PQ160
PQ208
TQ176
CQ256
A32200DX
20,000
2,560
1,230
1,184
24
10
1,230
6
202
Yes
PQ208
RQ208
RQ240
CQ208
CQ256
A32300DX
30,000
3,072
1,888
1,833
28
12
1,888
6
250
Yes
RQ208
RQ240
CQ256
Capacity
Logic Gates
1
SRAM Bits
Sequential
Combinatorial
Decode
Logic Modules
SRAM Modules
(64x4 or 32x8)
Dedicated Flip-Flops
Clocks
User I/O
(Maximum)
JTAG
Packages
PL84
PQ100
VQ100
PG100
PL84 PQ100
PQ144
TQ176
PG132
PL84
PQ160 PQ208
TQ176
PG176 CQ172
Note:
Logic gate capacity does not include SRAM bits as logic.
February 2001
1
© 2001 Actel Corporation
CC3220S-LaunchPad development environment toss + burning
[i=s]This post was last edited by Digital Leaf on 2017-12-15 23:05[/i] [b][size=4]Because I used CC3200 and CC3100 on my computer before, I thought that the computer should be able to burn programs an...
数码小叶 Wireless Connectivity
Trash can story
Trash Bin  Q: What is the difference between win98 and win2000?   A: The trash can in win98 is square, while the trash can in win2000 is round.   Q: So what?   A: With the same area, the round one can...
gaoyanmei Talking
A compilation error during kernel porting
I added an ADC converter driver to the kernel, but an error occurred during compilation: local symbol 0:discarded in section '.exit.text' from driver/built-in.o driver/built-in.o(.init.text+0x3dc):In ...
漂叶 Embedded System
MicroPython board patch is back
The MicroPython board patch is back. I started burning the firmware and testing it today, and it will be sent to everyone soon. Forum friends who haven't submitted their ideas yet should hurry up.[url...
dcexpert MicroPython Open Source section
How to conduct RoHS testing on IC products?
Answer: According to the requirements of the RoHS directive, how to scientifically and reasonably split and classify the whole product to minimize the testing cost is also a big question. It is usuall...
yihuang FPGA/CPLD
Question: How long is the life cycle of a software engineer?
Question: How long is the life cycle of a software engineer? I heard from a friend that usually people become professional around the age of 30. Is this true?...
luodongdong Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1613  438  1236  161  2925  33  9  25  4  59 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号