INTEGRATED CIRCUITS
74LV273
Octal D-type flip-flop with reset;
positive-edge trigger
Product specification
Supersedes data of 1997 Apr 07
IC24 Data Handbook
1998 May 29
Philips
Semiconductors
Philips Semiconductors
Product specification
Octal D-type flip-flop with reset; positive edge-trigger
74LV273
FEATURES
•
Wide operating voltage: 1.0 to 5.5V
•
Optimized for Low Voltage applications: 1.0 to 3.6V
•
Accepts TTL input levels between V
CC
= 2.7V and V
CC
= 3.6V
•
Typical V
OLP
(output ground bounce)
t
0.8V @ V
CC
= 3.3V,
•
Typical V
OHV
(output V
OH
undershoot)
u
2V @ V
CC
= 3.3V,
•
Ideal buffer for MOS microprocessor or memory
•
Common clock and master reset
•
Output capability: standard
•
I
CC
category: MSI
QUICK REFERENCE DATA
GND = 0V; T
amb
= 25°C; t
r
=t
f
v2.5
ns
SYMBOL
t
PHL
/t
PLH
f
max
C
I
C
PD
PARAMETER
Propagation delay
CP to Q
n;
MR to Q
n
Maximum clock frequency
Input capacitance
Power dissipation capacitance per flip-flop
T
amb
= 25°C
T
amb
= 25°C
DESCRIPTION
The 74LV273 is a low-voltage Si-gate CMOS device and is pin and
function compatible with the 74HC/HCT273.
The 74LV273 has eight edge-triggered , D-type flip-flops with
individual D inputs and Q outputs. The common clock (CP) and
master reset (MR) inputs load and reset (clear) all flip-flops
simultaneously. The state of each D input, one set-up time before
the LOW-to-HIGH clock transition, is transferred to the
corresponding output (Qn) of the flip-flop.
All outputs will be forced LOW independently of clock or data inputs
by a LOW voltage level on the MR input.
The device is useful for applications where the true output only is
required and the clock and master reset are common to all storage
elements.
CONDITIONS
C
L
= 15pF
V
CC
= 3.3V
TYPICAL
12
13
110
3.5
UNIT
ns
MHz
pF
pF
Notes 1 and 2
20
NOTES:
1. C
PD
is used to determine the dynamic power dissipation (P
D
in
µW)
P
D
= C
PD
V
CC2
x f
i
)S
(C
L
V
CC2
f
o
) where:
f
i
= input frequency in MHz; C
L
= output load capacitance in pF;
f
o
= output frequency in MHz; V
CC
= supply voltage in V;
V
CC2
f
o
) = sum of the outputs.
S
(C
L
2. The condition is V
I
= GND to V
CC
ORDERING INFORMATION
PACKAGES
20-Pin Plastic DIL
20-Pin Plastic SO
20-Pin Plastic SSOP Type II
20-Pin Plastic TSSOP
TEMPERATURE RANGE
–40°C to +125°C
–40°C to +125°C
–40°C to +125°C
–40°C to +125°C
OUTSIDE NORTH AMERICA
74LV273 N
74LV273 D
74LV273 DB
74LV273 PW
NORTH AMERICA
74LV273 N
74LV273 D
74LV273 DB
74LV273PW DH
PKG. DWG. #
SOT146-1
SOT163-1
SOT339-1
SOT360-1
1998 May 29
2
853–1965 19466
Philips Semiconductors
Product specification
Octal D-type flip-flop with reset; positive edge-trigger
74LV273
PIN CONFIGURATION
LOGIC SYMBOL
11
MR
Q
0
D
0
D
1
Q
1
Q
2
D
2
D
3
Q
3
1
2
3
4
5
6
7
8
9
20
19
18
17
16
15
14
13
12
11
V
CC
Q
7
D
7
D
6
Q
6
Q
5
D
5
D
4
Q
4
CP
CP
3
4
7
8
13
14
17
18
D
0
D
1
D
2
D
3
D
4
D
5
D
6
D
7
MR
Q
0
Q
1
Q
2
Q
3
Q
4
Q
5
Q
6
Q
7
2
5
6
9
12
15
16
19
GND 10
1
SV00366
SV00367
PIN DESCRIPTION
PIN
NUMBER
1
2, 5, 6, 9, 12,
15, 16, 19
3, 4, 7, 8, 13,
14, 17, 18
10
11
20
SYMBOL
MR
Q
0
to Q
7
D
0
to D
7
GND
CP
V
CC
FUNCTION
Master reset input (active-LOW)
Flip-flop outputs
Data inputs
Ground (0V)
Clock input (LOW-to-HIGH, edge-
triggered)
Positive supply voltage
LOGIC SYMBOL (IEEE/IEC)
11
1
C1
R
3
4
7
8
13
14
17
18
1D
2
5
6
9
12
15
16
19
SV00368
1998 May 29
3
Philips Semiconductors
Product specification
Octal D-type flip-flop with reset; positive edge-trigger
74LV273
FUNCTIONAL DIAGRAM
FUNCTION TABLE
INPUTS
OPERATING MODES
MR
L
H
H
CP
X
↑
↑
D
n
X
h
l
OUTPUTS
Q
0
to Q
7
L
H
L
3
4
7
8
13
14
17
18
D
0
D
1
D
2
D
3
D
4
D
5
D
6
D
7
Q
0
Q
1
Q
2
Q
3
Q
4
Q
5
Q
6
Q
7
2
5
6
9
12
15
16
19
Reset (clear)
Load (‘1’)
Load (‘0’)
H
h
L
l
↑
X
FF0
to
FF7
= HIGH voltage level
= HIGH voltage level one set-up time prior to the
LOW-to-HIGH CP transition
= LOW voltage level
= LOW voltage level one set-up time prior to the
LOW-to-HIGH CP transition
= LOW–to–HIGH clock transition
= Don’t care
1
11
MR
CP
SV00369
RECOMMENDED OPERATING CONDITIONS
SYMBOL
V
CC
V
I
V
O
T
amb
Input voltage
Output voltage
Operating ambient temperature range in free
air
Input rise and fall times
See DC and AC
characteristics
V
CC
= 1.0V to 2.0V
V
CC
= 2.0V to 2.7V
V
CC
= 2.7V to 3.6V
V
CC
= 3.6V to 5.5V
PARAMETER
DC supply voltage
CONDITIONS
See Note1
MIN
1.0
0
0
–40
–40
–
–
–
–
–
–
–
TYP.
3.3
–
–
MAX
5.5
V
CC
V
CC
+85
+125
500
200
100
50
UNIT
V
V
V
°C
t
r
, t
f
ns/V
NOTES:
1. The LV is guaranteed to function down to V
CC
= 1.0V (input levels GND or V
CC
); DC characteristics are guaranteed from V
CC
= 1.2V to V
CC
= 5.5V.
1998 May 29
4
Philips Semiconductors
Product specification
Octal D-type flip-flop with reset; positive edge-trigger
74LV273
ABSOLUTE MAXIMUM RATINGS
1, 2
In accordance with the Absolute Maximum Rating System (IEC 134)
Voltages are referenced to GND (ground = 0V)
SYMBOL
V
CC
±I
IK
±I
OK
±I
O
±I
GND
,
±I
CC
T
stg
P
TOT
PARAMETER
DC supply voltage
DC input diode current
DC output diode current
DC output source or sink current
– standard outputs
DC V
CC
or GND current for types with
–standard outputs
Storage temperature range
Power dissipation per package
–plastic DIL
–plastic mini-pack (SO)
–plastic shrink mini-pack (SSOP and TSSOP)
for temperature range: –40 to +125°C
above +70°C derate linearly with 12mW/K
above +70°C derate linearly with 8 mW/K
above +60°C derate linearly with 5.5 mW/K
V
I
< –0.5 or V
I
> V
CC
+ 0.5V
V
O
< –0.5 or V
O
> V
CC
+ 0.5V
–0.5V < V
O
< V
CC
+ 0.5V
CONDITIONS
RATING
–0.5 to +7.0
20
50
25
50
–65 to +150
750
500
400
UNIT
V
mA
mA
mA
mA
°C
mW
NOTES:
1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the
device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to
absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
DC CHARACTERISTICS FOR THE LV FAMILY
Over recommended operating conditions voltages are referenced to GND (ground = 0V)
LIMITS
SYMBOL
PARAMETER
TEST CONDITIONS
MIN
V
CC
= 1.2V
V
IH
HIGH level Input
voltage
V
CC
= 2.0V
V
CC
= 2.7 to 3.6V
V
CC
= 4.5 to 5.5V
V
CC
= 1.2V
V
IL
LOW level Input
voltage
V
CC
= 2.0V
V
CC
= 2.7 to 3.6V
V
CC
= 4.5 to 5.5
V
CC
= 1.2V; V
I
= V
IH
or V
IL;
–I
O
= 100µA
V
CC
= 2.0V; V
I
= V
IH
or V
IL;
–I
O
= 100µA
V
CC
= 2.7V; V
I
= V
IH
or V
IL;
–I
O
= 100µA
V
CC
= 3.0V; V
I
= V
IH
or V
IL;
–I
O
= 100µA
V
CC
= 4.5V;V
I
= V
IH
or V
IL;
–I
O
= 100µA
HIGH level output
voltage;
g
STANDARD
outputs
V
CC
= 3.0V;V
I
= V
IH
or V
IL;
–I
O
= 6mA
V
CC
= 4.5V;V
I
= V
IH
or V
IL;
–I
O
= 12mA
V
CC
= 1.2V; V
I
= V
IH
or V
IL;
I
O
= 100µA
LOW level output
voltage
out uts
voltage; all outputs
V
OL
LOW level output
voltage;
g
STANDARD
outputs
V
CC
= 2.0V; V
I
= V
IH
or V
IL;
I
O
= 100µA
V
CC
= 2.7V; V
I
= V
IH
or V
IL;
I
O
= 100µA
V
CC
= 3.0V;V
I
= V
IH
or V
IL;
I
O
= 100µA
V
CC
= 4.5V;V
I
= V
IH
or V
IL;
I
O
= 100µA
V
CC
= 3.0V;V
I
= V
IH
or V
IL;
I
O
= 6mA
V
CC
= 4.5V;V
I
= V
IH
or V
IL;
I
O
= 12mA
1.2
1.8
2.5
2.8
4.3
2.40
3.60
2.0
2.7
3.0
4.5
2.82
4.20
0
0
0
0
0
0.25
0.35
0.2
0.2
0.2
0.2
0.40
0.55
0.2
0.2
0.2
0.2
0.50
V
0.65
V
1.8
2.5
2.8
4.3
2.20
V
3.50
V
0.9
1.4
2.0
0.7*V
CC
0.3
0.6
0.8
0.3*V
CC
-40°C to +85°C
TYP
1
MAX
-40°C to +125°C
MIN
0.9
1.4
2.0
0.7*V
CC
0.3
0.6
0.8
0.3*V
CC
V
V
MAX
UNIT
HIGH level output
voltage all outputs
out uts
voltage;
V
OH
1998 May 29
5
京公网安备 11010802033920号
EEWORLD
