EEWORLDEEWORLDEEWORLD

Part Number

Search

A1010B-1CQ84I

Description
FPGA, 547 CLBS, 2000 GATES, PQCC84
Categorysemiconductor    Programmable logic devices   
File Size150KB,24 Pages
ManufacturerActel
Websitehttp://www.actel.com/
Download Datasheet Parametric View All

A1010B-1CQ84I Overview

FPGA, 547 CLBS, 2000 GATES, PQCC84

A1010B-1CQ84I Parametric

Parameter NameAttribute value
Number of functions1
Number of terminals84
Maximum operating temperature85 Cel
Minimum operating temperature-40 Cel
Maximum supply/operating voltage5.5 V
Minimum supply/operating voltage4.5 V
Rated supply voltage5 V
Processing package descriptionPLASTIC, MS-007-AE, LCC-84
stateDISCONTINUED
CraftsmanshipCMOS
packaging shapeSQUARE
Package SizeCHIP CARRIER
surface mountYes
Terminal formJ BEND
Terminal spacing1.27 mm
terminal coatingTIN LEAD
Terminal locationQUAD
Packaging MaterialsPLASTIC/EPOXY
Temperature levelINDUSTRIAL
organize547 CLBS, 2000 GATES
Number of configurable logic modules547
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Number of equivalent gate circuits2000
The maximum delay of a CLB module2.9 ns
ACT
1 Series FPGAs
Fe atur es
• 5V and 3.3V Families fully compatible with JEDEC
specifications
• Up to 2000 Gate Array Gates (6000 PLD equivalent gates)
• Replaces up to 50 TTL Packages
• Replaces up to twenty 20-Pin PAL
®
Packages
• Design Library with over 250 Macro Functions
• Gate Array Architecture Allows Completely Automatic
Place and Route
• Up to 547 Programmable Logic Modules
• Up to 273 Flip-Flops
• Data Rates to 75 MHz
• Two In-Circuit Diagnostic Probe Pins Support Speed
Analysis to 25 MHz
• Built-In High Speed Clock Distribution Network
• I/O Drive to 10 mA (5 V), 6 mA (3.3 V)
• Nonvolatile, User Programmable
• Fabricated in 1.0 micron CMOS technology
De scrip tion
A security fuse may be programmed to disable all further
programming and to protect the design from being copied or
reverse engineered.
Pr od uc t F a mi l y P r o fi le
Device
Capacity
Gate Array Equivalent Gates
PLD Equivalent Gates
TTL Equivalent Packages
20-Pin PAL Equivalent Packages
Logic Modules
Flip-Flops (maximum)
Routing Resources
Horizontal Tracks/Channel
Vertical Tracks/Column
PLICE Antifuse Elements
User I/Os (maximum)
Packages:
A1010B
A10V10B
1,200
3,000
30
12
295
147
22
13
112,000
57
44 PLCC
68 PLCC
A1020B
A10V20B
2,000
6,000
50
20
547
273
22
13
186,000
69
The ACT™ 1 Series of field programmable gate arrays
(FPGAs) offers a variety of package, speed, and application
combinations. Devices are implemented in silicon gate,
1-micron two-level metal CMOS, and they employ Actel’s
PLICE
®
antifuse technology. The unique architecture offers
gate array flexibility, high performance, and instant
turnaround through user programming. Device utilization is
typically 95 to 100 percent of available logic modules.
ACT 1 devices also provide system designers with unique
on-chip diagnostic probe capabilities, allowing convenient
testing and debugging. Additional features include an on-chip
clock driver with a hardwired distribution network. The
network provides efficient clock distribution with minimum
skew.
The user-definable I/Os are capable of driving at both TTL
and CMOS drive levels. Available packages include plastic
and ceramic J-leaded chip carriers, ceramic and plastic quad
flatpacks, and ceramic pin grid array.
44 PLCC
68 PLCC
84 PLCC
100 PQFP 100 PQFP
80 VQFP 80 VQFP
84 CPGA 84 CPGA
84 CQFP
75 MHz
55 MHz
75 MHz
55 MHz
Performance
5 V Data Rate (maximum)
3.3 V Data Rate (maximum)
Note:
See Product Plan on page 1-286 for package availability.
Th e De s i g ne r an d De s i gn e r
A dv a n t a ge ™ Sy s t em s
The ACT 1 device family is supported by Actel’s Designer and
Designer Advantage Systems, allowing logic design
implementation with minimum effort. The systems offer
Microsoft
®
Windows
and X Windows
graphical user
interfaces and integrate with the resident CAE system to
provide a complete gate array design environment: schematic
capture, simulation, fully automatic place and route, timing
verification, and device programming. The systems also
include the ACTmap
VHDL optimization and synthesis tool
and the ACTgen
Macro Builder, a powerful macro function
generator for counters, adders, and other structural blocks.
April 1996
1-283
© 1996 Actel Corporation
[My connection with TI] +149, this unforgettable number
I came into contact with Texas Instruments' MSP430 in the first half of 2011. Although people around me didn't know much about TI MCU at that time, I had a lot of fun learning it. I first saw the MSP4...
Sur TI Technology Forum
2-60V adjustable
I am planning to make a 2-60V adjustable power supply with a maximum current of 10A and a ripple of <100mv. Does anyone have any suggestions for me? Although I have made power supplies before, I have ...
wulei19880906 Power technology
How is the STM3210E-EVAL in the Demo given by ST generated?
The original project under IAR compiler should be Debug or Release, buthow is the TM3210E-EVAL in the demo provided by ST generated? Is it Debug or Release?...
oemguide stm32/stm8
P1REN is not defined?
I just started learning 430. When compiling the following code, IAR reported an error Error[Pe020]: identifier "P1REN" is undefined E:\workspace\main.c 12 #include "io430.h"#include "intrinsics.h" int...
tianya8800 Microcontroller MCU
1602 Display Problem
My circuit and program are as follows. I followed Guo Tianxiang's tutorial. Why can't I simulate it? ?Thanks to all the experts for their guidance[[i] This post was last edited by sphshine on 2011-10-...
sphshine 51mcu
NXP LPCXpresso development data summary:)
[b]LPCXpresso~~High Definition Picture Appreciation~~[/b] [url=https://bbs.eeworld.com.cn/thread-100255-1-1.html]https://bbs.eeworld.com.cn/thread-100255-1-1.html[/url] [b] What is LPCXpresso? [/b] [u...
soso MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 975  1643  1626  1012  758  20  34  33  21  16 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号