EEWORLDEEWORLDEEWORLD

Part Number

Search

75782-313-36

Description
Board Connector, 36 Contact(s), 1 Row(s), Male, Right Angle, Solder Terminal
CategoryThe connector    The connector   
File Size339KB,2 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Download Datasheet Parametric View All

75782-313-36 Overview

Board Connector, 36 Contact(s), 1 Row(s), Male, Right Angle, Solder Terminal

75782-313-36 Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
Reach Compliance Codecompliant
Connector typeBOARD CONNECTOR
Contact to complete cooperationNOT SPECIFIED
Contact point genderMALE
Contact materialPHOSPHOR BRONZE
DIN complianceNO
Filter functionNO
IEC complianceNO
MIL complianceNO
Mixed contactsNO
Installation methodRIGHT ANGLE
Installation typeBOARD
Number of rows loaded1
OptionsGENERAL PURPOSE
Terminal pitch2.54 mm
Termination typeSOLDER
Total number of contacts36
UL Flammability Code94V-0
Base Number Matches1
PDM: Rev:D
STATUS:
Released
Printed: Apr 09, 2002
Huawei_Analog Circuit Design Volume 1
...
至芯科技FPGA大牛 FPGA/CPLD
Recruiting ADC/DAC application engineers, working location: Hangzhou
Hangzhou Songyangheng Technology Co., Ltd. - Recruitment Information:Position Information: ADC/DAC Application Engineer1. Cooperate with sales staff to expand domestic potential customers, and be resp...
九里香 Recruitment
Table of correspondence between scale and frequency
When using a single-chip microcomputer to generate an audio signal, you must first calculate the time constant of the timer. To make the single-chip microcomputer generate standard notes, you need to ...
忙忙草 MCU
How to achieve more accurate uS or mS level delay when writing the underlying driver of wince?
For example, I want a GPIO to be set to a high level first, and then become a low level after 2uS....
yezhenyu Embedded System
Asking for help from the forum about setting DDS on FPGA
: Let's start with the program: module DDS1(CLK1,DAC1,enable); input CLK1 ; input enable ; output[9:0] DAC1; reg [31:0] B1; parameter N=32'hfffff ; parameter M=32'h0 ; always @(negedge enable) begin i...
523335234 FPGA/CPLD
Protel wiring design considerations
Protel wiring design...
lorant PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1497  671  1406  1025  213  31  14  29  21  5 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号