BCW29CSM-JQR-B datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Discrete semiconductor> The transistor> BCW29CSM-JQR-B

BCW29CSM-JQR-B: Description100mA, 32V, PNP, Si, SMALL SIGNAL TRANSISTOR, HERMETIC SEALED, CERAMIC, LCC1-3; CategoryDiscrete semiconductor The transistor; File Size11KB，1 Pages; ManufacturerSEMELAB

Download Datasheet Parametric View All

BCW29CSM-JQR-B Overview

100mA, 32V, PNP, Si, SMALL SIGNAL TRANSISTOR, HERMETIC SEALED, CERAMIC, LCC1-3

BCW29CSM-JQR-B Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Parts packaging code	DLCC
package instruction	SMALL OUTLINE, R-CDSO-N3
Contacts	3
Reach Compliance Code	compliant
ECCN code	EAR99
Maximum collector current (IC)	0.1 A
Collector-emitter maximum voltage	32 V
Configuration	SINGLE
Minimum DC current gain (hFE)	120
JESD-30 code	R-CDSO-N3
Number of components	1
Number of terminals	3
Package body material	CERAMIC, METAL-SEALED COFIRED
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Polarity/channel type	PNP
Certification status	Not Qualified
surface mount	YES
Terminal form	NO LEAD
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Transistor component materials	SILICON
Nominal transition frequency (fT)	150 MHz
Base Number Matches	1

Preview

Download Datasheet

View All

BCW29CSM

Dimensions in mm (inches).

0.51 ± 0.10

(0.02 ± 0.004)

0.31 rad.

(0.012)

2.54 ± 0.13

(0.10 ± 0.005)

1.91 ± 0.10

(0.075 ± 0.004)

3.05 ± 0.13

(0.12 ± 0.005)

0.76 ± 0.15

(0.03 ± 0.006)

Bipolar PNP Device in a

Hermetically sealed LCC1

Ceramic Surface Mount

Package for High

Reliability Applications

0.31 rad.

(0.012)

1.40

(0.055)

max.

Bipolar PNP Device.

CEO

= 32V

= 0.1A

1.02 ± 0.10

(0.04 ± 0.004)

PINOUTS

1 – Base

2 – Emitter

3 - Collector

All Semelab hermetically sealed products

can be processed in accordance with the

requirements of BS, CECC and JAN,

JANTX, JANTXV and JANS specifications

Parameter

CEO

C(CONT)

Test Conditions

Min.

Typ.

Max.

0.1

Units

@ 5/10m (V

/ I

)

120

150M

260

0.35

* Maximum Working Voltage

This is a shortform datasheet. For a full datasheet please contact

sales@semelab.co.uk.

Semelab Plc reserves the right to change test conditions, parameter limits and package dimensions without notice. Information furnished by Semelab is believed

to be both accurate and reliable at the time of going to press. However Semelab assumes no responsibility for any errors or omissions discovered in its use.

Semelab plc.

Telephone +44(0)1455 556565. Fax +44(0)1455 552612.

E-mail:

sales@semelab.co.uk

Website:

http://www.semelab.co.uk

Generated

2-Aug-02

Recommended Resources

CD4098 pulse delay circuit circuit diagram

Film loop speed control circuit

N-stage parallel input low noise amplifier circuit

60MHZ crystal oscillator circuit

MN6930B (video recorder) infrared remote control transmitter circuit

Computer motherboard circuit diagram 810 1_17

Throwing Away the Current Transformer - Part 3: How to Use Shunt Current Sensors in Multiphase Metering Systems: [align=left][color=#000]Shunts are often used as current sensors in metering systems because of the many advantages they offer. [/color][/align][align=left][color=#000]However, as discussed in the pre...; maylove Analogue and Mixed Signal

How to test LED chips, fluorescent glue, and fluorescent powder: Faced with the chaos of the LED market, the various and mixed auxiliary material markets have indeed confused many new generation packaging engineers. The following are several quick and simple method...; 探路者 LED Zone

Let's go and learn FPGA with Xiaomei~~: :pleased:Here is Xiao Meige's summary post on in-depth study of FPGA~~ Don't miss it if you want to learn FPGA knowledge~~ [url=https://bbs.eeworld.com.cn/forum.php?mod=viewthread&tid=485869&fromuid=5...; okhxyyo FPGA/CPLD

Why does the output signal of an active low-pass filter have a phase shift compared to the input signal before the cutoff frequency?: [i=s] This post was last edited by paulhyde on 2014-9-15 09:47 [/i] Why does the output signal of an active low-pass filter have a phase shift compared to the input signal before the cutoff frequency?...; yangsai9029 Electronics Design Contest

Android application development: Haha, please send me a PPT of the popular Android application developmentBy the way, the Freescale i.MX5x series is very cool to run Android, but it's a pity that I don't have time to play with it....; bluehacker NXP MCU

I want to apply to be a moderator of the basic programming section: I quit the 51 forum moderator because my current job and the things I care about are too far away from it. Now I am applying to be the moderator of the basic programming forum. The main reasons are as...; 辛昕 Programming Basics

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components