EEWORLDEEWORLDEEWORLD

Part Number

Search

820NQA9ES6R

Description
CIT SWITCH
File Size192KB,3 Pages
ManufacturerCIT
Websitehttp://www.citswitch.com/
Download Datasheet View All

820NQA9ES6R Overview

CIT SWITCH

820
SPECIFICATIONS
Electrical Ratings
Electrical Life
Contact Resistance
Actuation Force
Actuator Travel
Dielectric Strength
Insulation Resistance
Operating Temperature
Storage Temperature
100mA @ 48VDC
See Contact Options
100,000 cycles typical
< 50 mΩ initial
200 +/- 50gF
2.5 +/- .3mm
1000Vrms min
> 100MΩ min
-40°C to 85°C
-40°C to 85°C
MATERIALS
RoHS COMPLIANT
Actuator
Housing
Cover / Cap
Contacts
Terminals
Acetal
6/6 Nylon
6/6 Nylon
Silver or Gold plated copper alloy
Silver or Gold plated copper alloy
ORDERING INFORMATION
1. Series:
820
L
R
B
2
E2
820
2. Latching Option:
N = Momentary
L = Latching
3. Contact Options:
Q = Silver
R = Gold
4. Cap Style:
A = Large Cap
B = Small Cap
5. Cap Color:
1 = White
5 = Green
2 = Black
6 = Orange
3 = Red
7 = Blue
4 = Yellow
9 = Light Gray
6. Cover Style:
**ONLY AVAILABLE WITH “B SMALL CAP”
SS = Standard Cover
ES = Extended Cover
E1 = Extended Cover with 1 LED
E2 = Extended Cover with 2 LEDs
7. Cover Color:
1 = White
5 = Green
2 = Black
6 = Orange
3 = Red
7 = Blue
4 = Yellow
9 = Light Gray
8. LED 1 - Color:
Blank = No LED
R = Red
Y = Yellow
G = Green
9. LED 2 - Color:
Blank = No LED
R = Red
Y = Yellow
G = Green
2
R
G
Website: www.citswitch.com
Tel: 763-535-2339
Fax: 763-535-2194
What will cause the following failure of CD54HCT00F3A?
As shown in the figure, we use the first NAND gate of CD54HCT00F3A to receive the input signal, and the output of the second NAND gate is used as the chip select signal (CS is low valid). When point 1...
twl99 Analogue and Mixed Signal
Hardware implementation of a clock and power management controller
Abstract: This paper describes the working principle of a chip clock and power management controller, divides the modules, implements the design using hardware description language, and uses Synopsys'...
liede FPGA/CPLD
fpga program problem
module test (a,clk); output a; input clk; reg a=1'b1; parameter i = 1; always@(clk,a) begin while(i<250) begin #10 a=~a; #30 a=~a; end i=i+1; end endmodule After compiling, there is such an error Erro...
顽皮小孩儿 FPGA/CPLD
About LM3S3748 application in custom_usb_dev_hid device
Hello everyone! I use the demo board of ek-lm3s3748 and want to implement a custom USBHID device. I made some changes based on the demo board's examples usb_dev_keyboard and usb_dev_mouse as reference...
yaoyuan2121 Microcontroller MCU
How to get CPU serial number in evc
How does evc get the CPU serial number?...
yly1985 Embedded System
Computer Oscilloscope
LPC1766 and an AD converter make a USB transmission oscilloscope. Can LPC1766 and AD communicate in parallel? [[i] This post was last edited by zhangjun1960 on 2011-9-6 17:32 [/i]]...
zhangjun1960 NXP MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1405  1331  1739  2555  2825  29  27  36  52  57 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号