Active Delay Line, 1-Func, 5-Tap, True Output, CMOS, 0.235 INCH HEIGHT, DIP HOUSING, SO-14/8
| Parameter Name | Attribute value |
| Parts packaging code | SOIC |
| package instruction | SOL, SOP14,.3 |
| Contacts | 8 |
| Reach Compliance Code | unknown |
| Other features | TAP TO TAP DELAY TOL.[NS] VARIES; BURNED-IN TO LEVEL B OF MIL-STD-883; MAX RISE TIME CAPTURED |
| series | CMOS/TTL |
| JESD-30 code | R-XDSO-L8 |
| length | 12.7 mm |
| Logic integrated circuit type | ACTIVE DELAY LINE |
| Number of functions | 1 |
| Number of taps/steps | 5 |
| Number of terminals | 8 |
| Maximum operating temperature | 85 °C |
| Minimum operating temperature | -40 °C |
| Output polarity | TRUE |
| Package body material | UNSPECIFIED |
| encapsulated code | SOL |
| Encapsulate equivalent code | SOP14,.3 |
| Package shape | RECTANGULAR |
| Package form | SMALL OUTLINE |
| power supply | 5 V |
| programmable delay line | NO |
| Prop。Delay @ Nom-Sup | 75 ns |
| Certification status | Not Qualified |
| Maximum supply voltage (Vsup) | 5.5 V |
| Minimum supply voltage (Vsup) | 4.5 V |
| Nominal supply voltage (Vsup) | 5 V |
| surface mount | YES |
| technology | CMOS |
| Temperature level | INDUSTRIAL |
| Terminal form | L BEND |
| Terminal pitch | 2.54 mm |
| Terminal location | DUAL |
| Total delay nominal (td) | 75 ns |
| width | 5.08 mm |
| Base Number Matches | 1 |
京公网安备 11010802033920号
EEWORLD
