EEWORLDEEWORLDEEWORLD

Part Number

Search

AS29LV400B-70SC

Description
Flash, 256KX16, 70ns, PDSO44, PLASTIC, MO-175AA, SO-44
Categorystorage    storage   
File Size240KB,26 Pages
ManufacturerALSC [Alliance Semiconductor Corporation]
Download Datasheet Parametric View All

AS29LV400B-70SC Overview

Flash, 256KX16, 70ns, PDSO44, PLASTIC, MO-175AA, SO-44

AS29LV400B-70SC Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Parts packaging codeSOIC
package instructionPLASTIC, MO-175AA, SO-44
Contacts44
Reach Compliance Codeunknown
ECCN codeEAR99
Maximum access time70 ns
Spare memory width8
JESD-30 codeR-PDSO-G44
length28.2 mm
memory density4194304 bit
Memory IC TypeFLASH
memory width16
Humidity sensitivity level1
Number of functions1
Number of terminals44
word count262144 words
character code256000
Operating modeASYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize256KX16
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)225
Programming voltage3 V
Certification statusNot Qualified
Maximum seat height3.1 mm
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)2.7 V
Nominal supply voltage (Vsup)3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width12.6 mm
Base Number Matches1
6HSWHPEHU 
3UHOLPLQDU\ ,QIRUPDWLRQ
Š
$6/9
9 . [ . î  &026 )ODVK ((3520
)HDWXUHV
• Organization: 512Kx8/256Kx16
• Sector architecture
- One 16K; two 8K; one 32K; and seven 64K byte sectors
- One 8K; two 4K; one 16K; and seven 32K word sectors
- Boot code sector architecture—T (top) or B (bottom)
- Erase any combination of sectors or full chip
• Single 2.7-3.6V power supply for read/write operations
• Sector protection
• High speed 70/80/90/120 ns address access time
• Automated on-chip programming algorithm
- Automatically programs/verifies data at specified address
• Automated on-chip erase algorithm
- Automatically preprograms/erases chip or specified
sectors
• Hardware
RE S E T
pin
- Resets internal state machine to read mode
• Low power consumption
- 200 nA typical automatic sleep mode current
- 200 nA typical standby current
- 10 mA typical read current
• JEDEC standard software, packages and pinouts
- 48-pin TSOP
- 44-pin SO; availability TBD
• Detection of program/erase cycle completion
- DQ7
DATA
polling
- DQ6 toggle bit
- DQ2 toggle bit
- RY/
BY
output
• Erase suspend/resume
- Supports reading data from or programming data
to a sector not being erased
• Low V
CC
write lock-out below 1.5V
• 10 year data retention at 150C
• 100,000 write/erase cycle endurance
DQ0–DQ15
/RJLF EORFN GLDJUDP
RY/BY
V
CC
V
SS
Sector protect/
erase voltage
switches
Erase voltage
generator
RESET
WE
BYTE
Command
register
Program/erase
control
Input/output
buffers
Program voltage
generator
Chip enable
Output enable
Logic
STB
Data latch
CE
OE
A-1
V
CC
detector
Timer
Address latch
STB
Y decoder
Y gating
X decoder
Cell matrix
A0–A17
6HOHFWLRQ JXLGH
Maximum access time
Maximum chip enable access time
Maximum output enable access time
t
AA
t
CE
t
OE
29LV400-70
70
70
30
29LV400-80
80
80
30
29LV400-90
90
90
35
29LV400-120
120
120
50
Unit
ns
ns
ns
9/26/01; V.0.9.9.2
$OOLDQFH 6HPLFRQGXFWRU
P. 1 of 26
&RS\ULJKW ‹ $OOLDQFH 6HPLFRQGXFWRU $OO ULJKWV UHVHUYHG
I'm looking for some advice. I wrote a pulse generator using Verilog and a weird problem occurred. . .
I made a pulse generator with a pulse interval of 45.5ms and a pulse width of 1us. However, when tested with an oscilloscope, it always fluctuates between 45.4 and 45.6ms. But when I changed the inter...
qqichang FPGA/CPLD
《TMS320X281x DSP Principles and C Program Development》
[[i]This post was last edited by dontium on 2011-12-23 11:32[/i]]...
dontium Microcontroller MCU
About Jlink download AXD debugging problem
, I use mini2440, and the following problem occurs when configuring CodeWarrior. I can't solve it. Can an expert take a look: After I successfully connect with JLINK, why does the value of R0 register...
Learner_new ARM Technology
If you want to know whether the signal generated by the signal generator or function generator is ready or whether it is input according to the set value standard...
If I want to know whether the signal generated by a signal generator or function generator is ready or output according to the set value standard, what instrument can be used to verify it? Please help...
QWE4562009 Integrated technical exchanges
Continuous Development
txj, the purpose of open source is to make a better rtos, and the purpose of closed source is to develop continuously. The two are not in conflict. The problem now is cash flow, marketing, or RAWOS-ba...
yexiaoxin1992 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1284  816  191  671  230  26  17  4  14  5 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号