MC68HC912B32VFU8 datasheet, PDF

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> MC68HC912B32VFU8

MC68HC912B32VFU8: DescriptionMicrocontroller, 16-Bit, FLASH, CPU12 CPU, 8MHz, HCMOS, PQFP80, QFP-80; CategoryThe embedded processor and controller Microcontrollers and processors; File Size676KB，128 Pages; ManufacturerMotorola ( NXP ); Websitehttps://www.nxp.com

Download Datasheet Parametric Compare View All

MC68HC912B32VFU8 Overview

Microcontroller, 16-Bit, FLASH, CPU12 CPU, 8MHz, HCMOS, PQFP80, QFP-80

MC68HC912B32VFU8 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
package instruction	QFP-80
Reach Compliance Code	unknown
Has ADC	YES
Address bus width	16
bit size	16
CPU series	CPU12
maximum clock frequency	16 MHz
DAC channel	NO
DMA channel	NO
External data bus width	16
JESD-30 code	S-PQFP-G80
JESD-609 code	e0
length	14 mm
Number of I/O lines	63
Number of terminals	80
Maximum operating temperature	105 °C
Minimum operating temperature	-40 °C
PWM channel	YES
Package body material	PLASTIC/EPOXY
encapsulated code	QFP
Encapsulate equivalent code	QFP80,.7SQ
Package shape	SQUARE
Package form	FLATPACK
power supply	5 V
Certification status	Not Qualified
RAM (bytes)	1024
rom(word)	32768
ROM programmability	FLASH
Maximum seat height	2.45 mm
speed	8 MHz
Maximum slew rate	70 mA
Maximum supply voltage	5.5 V
Minimum supply voltage	4.5 V
Nominal supply voltage	5 V
surface mount	YES
technology	HCMOS
Temperature level	INDUSTRIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	QUAD
width	14 mm
uPs/uCs/peripheral integrated circuit type	MICROCONTROLLER
Base Number Matches	1

Preview

Download Datasheet

View All

MOTOROLA

SEMICONDUCTOR

TECHNICAL DATA

Order this document

by MC68HC912B32TS/D

MC68HC912B32

Technical Summary

16-Bit Microcontroller

1 Introduction

The MC68HC912B32 microcontroller unit (MCU) is a 16-bit device composed of standard on-chip pe-

ripherals including a 16-bit central processing unit (CPU12), 32-Kbyte flash EEPROM, 1-Kbyte RAM,

768-byte EEPROM, an asynchronous serial communications interface (SCI), a serial peripheral inter-

face (SPI), an 8-channel timer and 16-bit pulse accumulator, an 8-bit analog-to-digital converter (ADC),

a four-channel pulse-width modulator (PWM), and a J1850-compatible byte data link communications

module (BDLC). The chip is the first 16-bit microcontroller to include both byte-erasable EEPROM and

flash EEPROM on the same device. System resource mapping, clock generation, interrupt control and

bus interfacing are managed by the Lite integration module (LIM). The MC68HC912B32 has full 16-bit

data paths throughout, however, the multiplexed external bus can operate in an 8-bit narrow mode so

single 8-bit wide memory can be interfaced for lower cost systems.

1.1 Features

• 16-Bit CPU12

— Upward Compatible with M68HC11 Instruction Set

— Interrupt Stacking and Programmer’s Model Identical to M68HC11

— 20-Bit ALU

— Instruction Queue

— Enhanced Indexed Addressing

— Fuzzy Logic Instructions

• Multiplexed Bus

— Single Chip or Expanded

— 16/16 Wide or 16/8 Narrow Modes

• Memory

— 32-Kbyte Flash EEPROM with 2-Kbyte Erase-Protected Boot Block

— 768-B yte EEPROM

— 1-Kbyte RAM with Single-Cycle Access for Aligned or Misaligned Read/Write

• 8-Channel, 8-Bit Analog-to-Digital Converter

• 8-Channel Timer

— Each Channel Fully Configurable as Either Input Capture or Output Compare

— Simple PWM Mode

— Modulo Reset of Timer Counter

• 16-Bit Pulse Accumulator

— External Event Counting

— Gated Time Accumulation

• Pulse-Width Modulator

— 8-Bit, 4-Channel or 16-Bit, 2-Channel

— Separate Control for Each Pulse Width and Duty Cycle

This document contains information on a new product. Specifications and information herein are subject to change without notice.

TABLE OF CONTENTS

Section

Page

1.1

1.2

1.3

Introduction

2.1

2.2

2.3

2.4

2.5

3.1

3.2

3.3

3.4

3.5

5.1

5.2

5.3

5.4

6.1

6.2

7.1

7.2

7.3

7.4

7.5

7.6

7.7

7.8

7.9

7.10

8.1

8.2

9.1

9.2

9.3

9.4

9.5

9.6

10.1

10.2

10.3

10.4

10.5

10.6

Features ...................................................................................................................................... 1

Ordering Information ................................................................................................................... 2

MC68HC912B32 Block Diagram ................................................................................................. 5

Central Processing Unit

Programming Model .................................................................................................................... 6

Data Types .................................................................................................................................. 7

Addressing Modes .......................................................................................................................7

Indexed Addressing Modes ......................................................................................................... 8

Opcodes and Operands .............................................................................................................. 8

Pinout and Signal Descriptions

MC68HC912B32 Pin Assignments ............................................................................................. 9

Power Supply Pins .................................................................................................................... 10

Signal Descriptions .................................................................................................................... 11

Port Signals ............................................................................................................................... 15

Port Pull-Up, Pull-Down and Reduced Drive .............................................................................19

Operating Modes and Resource Mapping

Operating Modes .......................................................................................................................25

Background Debug Mode .......................................................................................................... 26

Internal Resource Mapping ....................................................................................................... 28

Memory Maps ............................................................................................................................ 31

Bus Control and Input/Output

Detecting Access Type from External Signals .......................................................................... 32

Registers ................................................................................................................................... 32

Flash EEPROM

Overview ................................................................................................................................... 37

Flash EEPROM Control Block ...................................................................................................37

Flash EEPROM Array ............................................................................................................... 37

Flash EEPROM Registers ......................................................................................................... 37

Operation ...................................................................................................................................40

Programming the Flash EEPROM ............................................................................................ 42

Erasing the Flash EEPROM ...................................................................................................... 44

Program/Erase Protection Interlocks ......................................................................................... 46

Stop or Wait Mode ..................................................................................................................... 46

Test Mode .................................................................................................................................46

EEPROM

EEPROM Programmer’s Model ................................................................................................47

EEPROM Control Registers ...................................................................................................... 48

Resets and Interrupts

Exception Priority ......................................................................................................................52

Maskable Interrupts ................................................................................................................... 52

Interrupt Control and Priority Registers .....................................................................................53

Resets ....................................................................................................................................... 54

Effects of Reset .........................................................................................................................54

Register Stacking ......................................................................................................................55

Clock Functions

Clock Sources ...........................................................................................................................57

Computer Operating Properly (COP) ........................................................................................ 57

Real-Time Interrupt ...................................................................................................................57

Clock Monitor ............................................................................................................................57

Clock Function Registers .......................................................................................................... 58

Clock Divider Chains ................................................................................................................. 60

MC68HC912B32

MC68HC912B32TS/D

MOTOROLA

TABLE OF CONTENTS (Continued)

Section

Page

PWM Register Description ........................................................................................................ 65

PWM Boundary Cases .............................................................................................................. 72

Standard Timer Module

Timer Registers .........................................................................................................................74

Timer Operation in Modes ......................................................................................................... 82

Serial Interface

Block Diagram ...........................................................................................................................83

Serial Communication Interface (SCI) ....................................................................................... 83

Serial Peripheral Interface (SPI) ................................................................................................ 90

Port S ........................................................................................................................................ 96

Byte Data Link Communications Module (BDLC)

Features ....................................................................................................................................98

BDLC Operating Modes ............................................................................................................ 98

Loopback Modes .......................................................................................................................99

BDLC Registers .........................................................................................................................99

J1850 Bus Errors ..................................................................................................................... 106

Analog-To-Digital Converter

108

Functional Description ............................................................................................................. 108

ATD Registers ......................................................................................................................... 108

ATD Mode Operation .............................................................................................................. 114

11.1

11.2

Pulse-Width Modulator

12.1

12.2

13.1

13.2

13.3

13.4

14.1

14.2

14.3

14.4

14.5

15.1

15.2

15.3

16.1

16.2

16.3

16.4

Development Support

115

Instruction Queue .................................................................................................................... 115

Background Debug Mode ........................................................................................................115

Breakpoints .............................................................................................................................123

Instruction Tagging .................................................................................................................. 127

MOTOROLA

MC68HC912B32

MC68HC912B32TS/D

MC68HC912B32VFU8 Related Products

	MC68HC912B32VFU8	MC68HC912B32MFU8
Description	Microcontroller, 16-Bit, FLASH, CPU12 CPU, 8MHz, HCMOS, PQFP80, QFP-80	Microcontroller, 16-Bit, FLASH, CPU12 CPU, 8MHz, HCMOS, PQFP80, QFP-80
Is it Rohs certified?	incompatible	incompatible
package instruction	QFP-80	QFP-80
Reach Compliance Code	unknown	unknown
Has ADC	YES	YES
Address bus width	16	16
bit size	16	16
CPU series	CPU12	CPU12
maximum clock frequency	16 MHz	16 MHz
DAC channel	NO	NO
DMA channel	NO	NO
External data bus width	16	16
JESD-30 code	S-PQFP-G80	S-PQFP-G80
JESD-609 code	e0	e0
length	14 mm	14 mm
Number of I/O lines	63	63
Number of terminals	80	80
Maximum operating temperature	105 °C	125 °C
Minimum operating temperature	-40 °C	-40 °C
PWM channel	YES	YES
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	QFP	QFP
Encapsulate equivalent code	QFP80,.7SQ	QFP80,.7SQ
Package shape	SQUARE	SQUARE
Package form	FLATPACK	FLATPACK
power supply	5 V	5 V
Certification status	Not Qualified	Not Qualified
RAM (bytes)	1024	1024
rom(word)	32768	32768
ROM programmability	FLASH	FLASH
Maximum seat height	2.45 mm	2.45 mm
speed	8 MHz	8 MHz
Maximum slew rate	70 mA	70 mA
Maximum supply voltage	5.5 V	5.5 V
Minimum supply voltage	4.5 V	4.5 V
Nominal supply voltage	5 V	5 V
surface mount	YES	YES
technology	HCMOS	HCMOS
Temperature level	INDUSTRIAL	AUTOMOTIVE
Terminal surface	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)
Terminal form	GULL WING	GULL WING
Terminal pitch	0.65 mm	0.65 mm
Terminal location	QUAD	QUAD
width	14 mm	14 mm
uPs/uCs/peripheral integrated circuit type	MICROCONTROLLER	MICROCONTROLLER
Base Number Matches	1	1

Recommended Resources

×100L161 operational amplifier

Production of small tube amplifier 02

Three-terminal PWM switching power supply-PWR-TOP200 series and applications 01

Ten-octave band room equalizer circuit

Small power circuit

Clever modification of fan speed control circuit

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components