EEWORLDEEWORLDEEWORLD

Part Number

Search

8614P-20-23-1-YO-3-LF

Description
Board Connector, 23 Contact(s), 1 Row(s), Male, Straight, Solder Terminal, LEAD FREE
CategoryThe connector    The connector   
File Size133KB,1 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Environmental Compliance  
Download Datasheet Parametric View All

8614P-20-23-1-YO-3-LF Overview

Board Connector, 23 Contact(s), 1 Row(s), Male, Straight, Solder Terminal, LEAD FREE

8614P-20-23-1-YO-3-LF Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerAmphenol
package instructionLEAD FREE
Reach Compliance Codecompliant
Connector typeBOARD CONNECTOR
Contact to complete cooperationGOLD (30)
Contact completed and terminatedGold (Au)
Contact point genderMALE
Contact materialCOPPER ALLOY
DIN complianceNO
Filter functionNO
IEC complianceNO
JESD-609 codee4
MIL complianceNO
Mixed contactsNO
Installation methodSTRAIGHT
Installation typeBOARD
Number of rows loaded1
OptionsGENERAL PURPOSE
Terminal pitch2.54 mm
Termination typeSOLDER
Total number of contacts23
UL Flammability Code94V-0
Base Number Matches1
PDM: Rev:B
STATUS:
Released
Printed: Aug 04, 2006
.
SPCE061A Materials
Very practical. Lingyang 16-bit MCU textbook...
wanghaixing Analog electronics
LM Flash Programmer Error when downloading program via serial port
I want to use LM Flash Programmer to download programs to LM3S1811 through the serial port, but now the following error keeps appearing. Is it because of my settings or other problems? Is there someth...
iceman5823 Microcontroller MCU
TI's new low-cost PCI Express x1 physical layer device XIO1100 enters volume production
Texas Instruments (TI) has announced that the new PCI Express x1 physical layer ( PHY ) device XIO1100 will be put into full production. XIO1100 can well meet the market demand for low-cost PCIe endpo...
amethyst Automotive Electronics
ADUCM360 ADUCM361 Minimum System Board Design Files
I recently drew a minimum system board for ADUCM36X, and I share the files here for those who need it. Schematic diagramPCB diagramSoldered physical diagramSchematic diagram of the connection through ...
littleshrimp ADI Reference Circuit
Received the prize from EEWORLD, thank you admin
I am very excited and wish EEWORLD further progress! :victory:...
jxb01033016 Talking
(LATTICE's CPLD device) How to constrain the internal frequency division signal to the global network?
The main clock used inside the CPLD is an asynchronous frequency-divided clock of the global clock pin input clock. How to constrain this clock to the global clock network, or how to call the BUFG pri...
danielzhoufeng FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 341  1877  2188  1758  2748  7  38  45  36  56 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号