EEWORLDEEWORLDEEWORLD

Part Number

Search

87452-127LF

Description
Board Connector
CategoryThe connector    The connector   
File Size263KB,4 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Environmental Compliance
Download Datasheet Parametric View All

87452-127LF Overview

Board Connector

87452-127LF Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Reach Compliance Codeunknown
Connector typeBOARD CONNECTOR
Contact to complete cooperationGOLD (30) OVER NICKEL (50)/GOLD FLASH OVER PALLADIUM NICKEL (30)
Contact completed and terminatedGOLD (30) OVER NICKEL (50)/GOLD FLASH OVER PALLADIUM NICKEL (30)
Contact materialPHOSPHOR BRONZE
JESD-609 codee4
Manufacturer's serial number87452
Base Number Matches1
PDS: Rev :AN
STATUS:Released
Printed: Oct 29, 2013
Discussion on the protection circuit of vehicle terminal power supply
As shown in the attached picture, this circuit is the protection circuit used in the products of my predecessors. Over the years, other colleagues are not clear about some of the details in it, so it ...
lukang1 Integrated technical exchanges
Basic knowledge of electronic components - resistor identification
Basic knowledge of electronic components - resistor identification...
wangwei20060608 RF/Wirelessly
pcblayout outsourcing design---Tongdao Electronics
Shenzhen Tongdao Electronic Design Co., Ltd. is a professional LAYOUT company. It is a high-tech enterprise specializing in providing complete electronic product solutions for domestic and foreign cus...
pcb186 PCB Design
Industrial color camera troubleshooting help
The picture shows a color camera with an electronic magnifier currently used by the company. It was not hit or dropped, but suddenly it became completely dark and no images were displayed. What is the...
UUC FPGA/CPLD
I just came into contact with Verilog language and wrote a program according to the requirements to drive the 8-bit 8-segment digital tube to display 1--8 in turn.
module shumaguan(clk,rst,d_out,w_out);input clk; input rst; output [7:0]d_out; output [7:0]w_out;reg[31:0]sec_out; reg[7:0]d_out; reg[7:0]w_out; reg[3:0]count;always@(posedge clk or negedge rst) begin...
阿库巴斯 FPGA/CPLD
atmega timer problem
I am a beginner. I have seen many functions that use timers for delays, which use the input capture and output capture registers. What is the use of this operation? Please explain it to me. Thank you....
burst Microchip MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 859  2058  1098  2074  270  18  42  23  6  10 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号