EPM1270M100I4ES datasheet, PDF

Datasheet> All Categories > Programmable logic devices> Programmable logic> EPM1270M100I4ES

EPM1270M100I4ES: DescriptionFlash PLD, PBGA100, 6 X 6 MM, 0.50 MM PITCH, MICRO, FBGA-100; CategoryProgrammable logic devices Programmable logic; File Size1MB，98 Pages; ManufacturerIntel; Websitehttp://www.intel.com/

Download Datasheet Parametric View All

EPM1270M100I4ES Overview

Flash PLD, PBGA100, 6 X 6 MM, 0.50 MM PITCH, MICRO, FBGA-100

EPM1270M100I4ES Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
package instruction	BGA,
Reach Compliance Code	compliant
Other features	IT CAN ALSO OPERATE AT 3.3V
JESD-30 code	S-PBGA-B100
JESD-609 code	e0
Dedicated input times
Number of I/O lines
Number of terminals	100
organize	0 DEDICATED INPUTS, 0 I/O
Output function	MACROCELL
Package body material	PLASTIC/EPOXY
encapsulated code	BGA
Package shape	SQUARE
Package form	GRID ARRAY
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Programmable logic type	FLASH PLD
Certification status	Not Qualified
Maximum supply voltage	2.625 V
Minimum supply voltage	2.375 V
Nominal supply voltage	2.5 V
surface mount	YES
Terminal surface	TIN LEAD
Terminal form	BALL
Terminal location	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED
Base Number Matches	1

Preview

Download Datasheet

View All

Section I. MAX II Device

Family Data Sheet

This section provides designers with the data sheet specifications for

MAX

II devices. The chapters contain feature definitions of the internal

architecture, Joint Test Action Group (JTAG) and in-system

programmability (ISP) information, DC operating conditions, AC timing

parameters, and ordering information for MAX II devices.

This section includes the following chapters:

■

Chapter 1. Introduction

Chapter 2. MAX II Architecture

Chapter 3. JTAG & In-System Programmability

Chapter 4. Hot Socketing & Power-On Reset in MAX II Devices

Chapter 5. DC & Switching Characteristics

Chapter 6. Reference & Ordering Information

Revision History

The table below shows the revision history for

Chapters 1

through

Chapter(s)

Date/Version

August 2006, v1.5

July 2006, v1.4

June 2005, v1.3

Changes Made

Minor update to features list.

Minor updates to tables.

Updated timing numbers in Table 1-1.

December 2004, v1.2 Updated timing numbers in Table 1-1.

June 2004, v1.1

August 2006, v1.6

Updated timing numbers in Table 1-1.

Updated functional description and I/O

structure sections.

Altera Corporation

Section I–1

Preliminary

Chapter 1. Introduction

MII51001-1.5

Introduction

The MAX

II family of instant-on, non-volatile CPLDs is based on a

0.18-µm, 6-layer-metal-flash process, with densities from 240 to 2,210

logic elements (LEs) (128 to 2,210 equivalent macrocells) and non-volatile

storage of 8 Kbits. MAX II devices offer high I/O counts, fast

performance, and reliable fitting versus other CPLD architectures.

Featuring MultiVolt™ core, a user flash memory (UFM) block, and

enhanced in-system programmability (ISP), MAX II devices are designed

to reduce cost and power while providing programmable solutions for

applications such as bus bridging, I/O expansion, power-on reset (POR)

and sequencing control, and device configuration control.

The following shows the main sections of the MAX II CPLD Family Data

Sheet:

Section

Page

Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1–2

Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–1

Logic Array Blocks. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–5

Logic Elements . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–8

MultiTrack Interconnect . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–15

Global Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–20

User Flash Memory Block. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–23

MultiVolt Core . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–27

I/O Structure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–28

IEEE Std. 1149.1 (JTAG) Boundary Scan Support . . . . . . . . . . 3–1

In System Programmability . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3–4

Hot Socketing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4–1

Power-On Reset Circuitry. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4–6

Operating Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5–1

Power Consumption . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5–9

Timing Model & Specifications . . . . . . . . . . . . . . . . . . . . . . . . 5–10

Device Pin-Outs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6–1

Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6–1

Altera Corporation

August 2006

Core Version a.b.c variable

1–1

Preliminary

Recommended Resources

Dole brand BD-360A, BD-220A, BD-145A, B type refrigerator circuit

TDA7350 audio IC circuit diagram

High-precision linear voltage-to-frequency converter circuit

hum filter circuit

Parallel application circuit diagram of two LM396

Switching regulated power supply circuit diagram using TDA4919

IPTV Discussion: [i=s]This post was last edited by jameswangsynnex on 2015-3-3 20:00[/i]New policies, new technologies, new operations, new integration 　　 IPTV is a revolution that combines the advantages of televisio...; ehk Mobile and portable

It turns out that this is how oscilloscopes are refurbished. Another wave of promotions for refurbished oscilloscopes has begun!: [flash]http://player.youku.com/player.php/sid/XMTMwOTU0MTAxNg==/v.swf[/flash] [url=https://keysight.1688.com][/url] [align=left][size=4][color=#ff0000][b]Click here to buy for details: [url=https://ke...; eric_wang Test/Measurement

The performance of mainstream wireless chips is summarized below: ADF7021 SI4432 NRF905 RF903 CC1100 CC2500 CC1020 NRF2401 NRF24L01 Wireless Data Transmission Chip/Module...; rfinchina RF/Wirelessly

This afternoon, the administrators of eeworld disappeared collectively: This afternoon, the administrators of eeworld disappeared collectivelyWhy at this time?????????????????? :D :D :D :D :D...; heningbo Talking

FPGA Introduction Series 6--Judgment Statement: ...; 至芯科技FPGA大牛 FPGA/CPLD

USB BLASTER installed successfully but cannot download program: I don't know why the downloader board program works fine in my senior brother's, but when I use JTAG, it prompts [color=rgb(70, 70, 70)][backcolor=rgb(188, 211, 229)]Can't access JTAG chain[/backcolor...; ROYALLC FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components