EPM1270M100I4N datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Programmable logic devices> Programmable logic> EPM1270M100I4N

EPM1270M100I4N: DescriptionFlash PLD, PBGA100, 6 X 6 MM, 0.50 MM PITCH, LEAD FREE, MICRO, FBGA-100; CategoryProgrammable logic devices Programmable logic; File Size1MB，98 Pages; ManufacturerIntel; Websitehttp://www.intel.com/; Environmental Compliance

Download Datasheet Parametric View All

EPM1270M100I4N Overview

Flash PLD, PBGA100, 6 X 6 MM, 0.50 MM PITCH, LEAD FREE, MICRO, FBGA-100

EPM1270M100I4N Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
package instruction	BGA,
Reach Compliance Code	compliant
Other features	IT CAN ALSO OPERATE AT 3.3V
JESD-30 code	S-PBGA-B100
JESD-609 code	e1
Dedicated input times
Number of I/O lines
Number of terminals	100
organize	0 DEDICATED INPUTS, 0 I/O
Output function	MACROCELL
Package body material	PLASTIC/EPOXY
encapsulated code	BGA
Package shape	SQUARE
Package form	GRID ARRAY
Peak Reflow Temperature (Celsius)	260
Programmable logic type	FLASH PLD
Certification status	Not Qualified
Maximum supply voltage	2.625 V
Minimum supply voltage	2.375 V
Nominal supply voltage	2.5 V
surface mount	YES
Terminal surface	TIN SILVER COPPER
Terminal form	BALL
Terminal location	BOTTOM
Maximum time at peak reflow temperature	40
Base Number Matches	1

Preview

Download Datasheet

View All

Section I. MAX II Device

Family Data Sheet

This section provides designers with the data sheet specifications for

MAX

II devices. The chapters contain feature definitions of the internal

architecture, Joint Test Action Group (JTAG) and in-system

programmability (ISP) information, DC operating conditions, AC timing

parameters, and ordering information for MAX II devices.

This section includes the following chapters:

■

Chapter 1. Introduction

Chapter 2. MAX II Architecture

Chapter 3. JTAG & In-System Programmability

Chapter 4. Hot Socketing & Power-On Reset in MAX II Devices

Chapter 5. DC & Switching Characteristics

Chapter 6. Reference & Ordering Information

Revision History

The table below shows the revision history for

Chapters 1

through

Chapter(s)

Date/Version

August 2006, v1.5

July 2006, v1.4

June 2005, v1.3

Changes Made

Minor update to features list.

Minor updates to tables.

Updated timing numbers in Table 1-1.

December 2004, v1.2 Updated timing numbers in Table 1-1.

June 2004, v1.1

August 2006, v1.6

Updated timing numbers in Table 1-1.

Updated functional description and I/O

structure sections.

Altera Corporation

Section I–1

Preliminary

Chapter 1. Introduction

MII51001-1.5

Introduction

The MAX

II family of instant-on, non-volatile CPLDs is based on a

0.18-µm, 6-layer-metal-flash process, with densities from 240 to 2,210

logic elements (LEs) (128 to 2,210 equivalent macrocells) and non-volatile

storage of 8 Kbits. MAX II devices offer high I/O counts, fast

performance, and reliable fitting versus other CPLD architectures.

Featuring MultiVolt™ core, a user flash memory (UFM) block, and

enhanced in-system programmability (ISP), MAX II devices are designed

to reduce cost and power while providing programmable solutions for

applications such as bus bridging, I/O expansion, power-on reset (POR)

and sequencing control, and device configuration control.

The following shows the main sections of the MAX II CPLD Family Data

Sheet:

Section

Page

Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1–2

Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–1

Logic Array Blocks. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–5

Logic Elements . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–8

MultiTrack Interconnect . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–15

Global Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–20

User Flash Memory Block. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–23

MultiVolt Core . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–27

I/O Structure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–28

IEEE Std. 1149.1 (JTAG) Boundary Scan Support . . . . . . . . . . 3–1

In System Programmability . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3–4

Hot Socketing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4–1

Power-On Reset Circuitry. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4–6

Operating Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5–1

Power Consumption . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5–9

Timing Model & Specifications . . . . . . . . . . . . . . . . . . . . . . . . 5–10

Device Pin-Outs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6–1

Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6–1

Altera Corporation

August 2006

Core Version a.b.c variable

1–1

Preliminary

Recommended Resources

Thyristor type liquid level automatic control circuit 2 (withdrawable type)

Refrigerator protector circuit (1)

cable amplifier circuit

Chasing light beetle circuit

Monostable circuit with self-biasing

845E computer motherboard circuit diagram_01

After more than half a year of hard work, Baijie Technology's second platform-level development board and core board are about to be released: Like helper2416, I once again feel that it is really not easy to make a platform-level core board. Here is a photo first, it is not the final version. The system is already very stable, but the line s...; spacexplorer Embedded System

Interpretation of the current situation of high-definition surveillance: Some people say that high definition is one of the development trends of the security industry in 2010. Looking at major manufacturers, including Hikvision, Sony, Lerong, and Langchi, many security ma...; xyh_521 Industrial Control Electronics

The matrix keyboard can sometimes input numbers, but sometimes not: Under 2440 wince5.0, I am making a 2X4 numeric keyboard driver, using the interrupt mode EINT0 EINT2 EINT11 EINT19. When a key interrupt occurs in the program, it scans which key is pressed, and then ...; stanl Embedded System

Some interesting websites I have collected: 1. Xifanma [url] http://www.xifanma.com/ [/url] Selected celebrity photos, displayed in a wall-mounted style, the visual effect is very good. 2. Psychology Network - Change Starts Here [url] http://ww...; EXNESS Talking

Microwave Filters for Communication Systems - Fundamentals, Design and Applications: This book is an authoritative work in the field of microwave filter design. The first two chapters introduce the basic concepts and theories of communication systems; Chapters 3 to 7 describe the tran...; arui1999 Download Centre

A must-read guide for hardware engineers: Contents: Introduction 1. Difficulties of mixed-signal design 2. Key to improving the performance of mixed-signal circuits 3. Application of simulation tools in mixed-signal design 4. Summary 5. Quest...; lixiaohai8211 Analog electronics

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components