EPM570M100I4ES datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Programmable logic devices> Programmable logic> EPM570M100I4ES

EPM570M100I4ES: DescriptionFlash PLD, PBGA100, 6 X 6 MM, 0.50 MM PITCH, MICRO, FBGA-100; CategoryProgrammable logic devices Programmable logic; File Size1MB，98 Pages; ManufacturerAltera (Intel)

Download Datasheet Parametric View All

EPM570M100I4ES Overview

Flash PLD, PBGA100, 6 X 6 MM, 0.50 MM PITCH, MICRO, FBGA-100

EPM570M100I4ES Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Parts packaging code	BGA
package instruction	BGA,
Contacts	100
Reach Compliance Code	compliant
Other features	IT CAN ALSO OPERATE AT 3.3V
JESD-30 code	S-PBGA-B100
JESD-609 code	e0
Dedicated input times
Number of I/O lines	76
Number of terminals	100
organize	0 DEDICATED INPUTS, 76 I/O
Output function	MACROCELL
Package body material	PLASTIC/EPOXY
encapsulated code	BGA
Package shape	SQUARE
Package form	GRID ARRAY
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Programmable logic type	FLASH PLD
Certification status	Not Qualified
Maximum supply voltage	2.625 V
Minimum supply voltage	2.375 V
Nominal supply voltage	2.5 V
surface mount	YES
Terminal surface	TIN LEAD
Terminal form	BALL
Terminal location	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED
Base Number Matches	1

Preview

Download Datasheet

View All

Section I. MAX II Device

Family Data Sheet

This section provides designers with the data sheet specifications for

MAX

II devices. The chapters contain feature definitions of the internal

architecture, Joint Test Action Group (JTAG) and in-system

programmability (ISP) information, DC operating conditions, AC timing

parameters, and ordering information for MAX II devices.

This section includes the following chapters:

■

Chapter 1. Introduction

Chapter 2. MAX II Architecture

Chapter 3. JTAG & In-System Programmability

Chapter 4. Hot Socketing & Power-On Reset in MAX II Devices

Chapter 5. DC & Switching Characteristics

Chapter 6. Reference & Ordering Information

Revision History

The table below shows the revision history for

Chapters 1

through

Chapter(s)

Date/Version

August 2006, v1.5

July 2006, v1.4

June 2005, v1.3

Changes Made

Minor update to features list.

Minor updates to tables.

Updated timing numbers in Table 1-1.

December 2004, v1.2 Updated timing numbers in Table 1-1.

June 2004, v1.1

August 2006, v1.6

Updated timing numbers in Table 1-1.

Updated functional description and I/O

structure sections.

Altera Corporation

Section I–1

Preliminary

Chapter 1. Introduction

MII51001-1.5

Introduction

The MAX

II family of instant-on, non-volatile CPLDs is based on a

0.18-µm, 6-layer-metal-flash process, with densities from 240 to 2,210

logic elements (LEs) (128 to 2,210 equivalent macrocells) and non-volatile

storage of 8 Kbits. MAX II devices offer high I/O counts, fast

performance, and reliable fitting versus other CPLD architectures.

Featuring MultiVolt™ core, a user flash memory (UFM) block, and

enhanced in-system programmability (ISP), MAX II devices are designed

to reduce cost and power while providing programmable solutions for

applications such as bus bridging, I/O expansion, power-on reset (POR)

and sequencing control, and device configuration control.

The following shows the main sections of the MAX II CPLD Family Data

Sheet:

Section

Page

Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1–2

Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–1

Logic Array Blocks. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–5

Logic Elements . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–8

MultiTrack Interconnect . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–15

Global Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–20

User Flash Memory Block. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–23

MultiVolt Core . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–27

I/O Structure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–28

IEEE Std. 1149.1 (JTAG) Boundary Scan Support . . . . . . . . . . 3–1

In System Programmability . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3–4

Hot Socketing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4–1

Power-On Reset Circuitry. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4–6

Operating Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5–1

Power Consumption . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5–9

Timing Model & Specifications . . . . . . . . . . . . . . . . . . . . . . . . 5–10

Device Pin-Outs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6–1

Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6–1

Altera Corporation

August 2006

Core Version a.b.c variable

1–1

Preliminary

Recommended Resources

Help, learn keil: I am learning Keil, and I am using 89e58rd2. Now I want to write a program. Which chip should I choose when programming with Keil? What modifications do I need to make?...; wanfeng395 Embedded System

How to measure threshold voltage in operation: BTI characterization is becoming a critical test item in semiconductor design and manufacturing. Denais et al. have introduced a method to minimize the recovery during the measurement interval by usin...; 逍遥 Test/Measurement

How to automatically network after the Zigbee gateway is turned off?: Hey guys, I just played with zigbee and found a problem. The function currently implemented is that the gateway is turned on, and then each router is turned on to automatically join the network. Howev...; wu59707743 RF/Wirelessly

Cute 404 error: How can you write so talentedly?...; johnrey Talking

wince CLIST usage: typedef struct Tag_PakeageData { int len; char *buf; }PakageData; CList m_ReciverBuf; [color=#FF0000]PakageData *p_Data; m_ReciverBuf.AddTail(p_Data);[/color] Why is it reported here? error C2228: lef...; 天天 Embedded System

Beijing Fushengxing Electronics Co., Ltd. Recruitment Information: Beijing Fushengxing Electronics Co., Ltd. is an engineering company integrating weak current engineering design, installation and service. For many years, the company has been in the tide of market ec...; afjob88 Recruitment

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components