EEWORLDEEWORLDEEWORLD

Part Number

Search

334PPA850K

Description
CAPACITOR, METALLIZED FILM, POLYPROPYLENE, 3000 V, 0.22 uF, THROUGH HOLE MOUNT
CategoryPassive components   
File Size648KB,4 Pages
ManufacturerIllinois Capacitor
Websitehttp://www.illinoiscapacitor.com/
Download Datasheet Parametric View All

334PPA850K Overview

CAPACITOR, METALLIZED FILM, POLYPROPYLENE, 3000 V, 0.22 uF, THROUGH HOLE MOUNT

334PPA850K Parametric

Parameter NameAttribute value
negative deviation10 %
Minimum operating temperature-40 Cel
Maximum operating temperature85 Cel
positive deviation10 %
Rated DC voltage urdc3000 V
Processing package descriptionAXIAL LEADED, LEAD FREE
each_compliYes
EU RoHS regulationsYes
stateActive
Capacitor typeFILM CAPACITOR
capacitance0.2200 µF
dielectric materialsPOLYPROPYLENE
jesd_609_codee3
Manufacturer SeriesPPA
Installation featuresTHROUGH HOLE MOUNT
packaging shapeTUBULAR PACKAGE
terminal coatingMATTE TIN
Terminal shapeWIRE
dditional_featureRATED AC VOLTAGE (V): 750
FEATURES
APPLICATIONS
High dvdt
Good Pulse Current
Stable with Temperature and Frequency
Inverters/Converters
Power Semiconductor Circuits
Induction Heating
Switching Power Supplies
-55°C to +85°C
+10% at 1 kHz, 25°C
+5% optional
WVDC
700
850
SVDC
1000
1200
WVDC
700
850
VAC
420
450
Frequency
C<0.047uF
(kHz)
1
0.06%
1000
1400
1000
480
1200
1600
1200
500
1500
2000
1500
575
C>1uF
0.06%
2000
2400
2000
630
2500
3000
2500
700
3000
3500
3000
750
Operating Temperature Range
Capacitance Tolerance
Surge Voltage(SVDC)
AC voltage (50/60 Hz)
Dissipation Factor (MAX)
25°C
Insulation Resistance
@25°C (<70% RH)for 1 minute at
100VDC applied
Self Inductance
Capacitance Drift Factor
0.047>C>1uF
0.05%
30000 MΩxμF
(not to
exceed 30GΩ)
<1 nano-Henry per mm of lead spacing
<0.5% after 2 years at 40°C
30000 hours @VAC, 70°C
100000 hours @VDC, 70°C
Capacitance Change
<3% of initially measured value
300/ billion component hours
56 days at 40°C with 90 to 95%RH, +40°C and no voltage applied
Capacitance Change
<2% of initially measured value
Dissipation Factor
<0.001 at 1kHz and 25°C
Insulation Resistance
>50% of maximum specified value
<1 nano-Henry per mm of body length and lead length
<1.0% after 2 years at 40°C
-200 ppm/°C, +100ppm/°C
Terminal to case
3kVAC, 50/60Hz applied
160% of rated VDC or 200% VDC
between the leads and case for
applied for 2 Seconds and 25°C
60 seconds
Polypropylene
Double Metallized film with internal series connections
Flame Retardant polyester tape wrap (UL 501) with epoxy resin end
fill(UL94V0)
Lead free tinned copper leads
Terminal to Terminal
Life Expectancy
Failure Quota
Damp Heat test
Self Inductance
Capacitance Drift Factor
Capacitance Temperature
Coefficient
Dielectric Strength
Dielectric
Construction
Coating
Leads
Fortune 500 company urgently recruits embedded software project manager with high salary
符合以下大多数条件即可(薪水十分不错,美资企业,工作地点:深圳) 联系方式:msn:chenhuanwanted@hotmail.comEssential Duties & Responsibilities: * Administration and management of the SW development team, which includes hiring, employee dev...
xinbt Embedded System
The compilation is successful, but MODESIM simulation does not produce waveforms
The compilation is successful, but no waveform is output when using modelsim simulation . library ieee;use ieee.std_logic_1164.all;use ieee.std_logic_arith.all;use ieee.std_logic_unsigned.all;entity d...
eeleader FPGA/CPLD
Xiangshui Lake is a thousand meters away.
Xiangshui Lake Waterfall  Xiangshui Lake Natural Scenic Area is located in the west of Mutianyu Great Wall in Huairou, 28 kilometers away from the county seat, with a total area of 18 square kilometer...
maker Talking
TLP3547 Evaluation Board Review
After getting the side panel, I have been busy with other projects and have no time to test it. Yesterday, I took some time to simply test the basic performance of the first-line TLP3547 module. [size...
麋鹿黑 Toshiba Photorelays TLP3547 Review
Design and implementation of an embedded FLASH file system
Design and implementation of an embedded FLASH file system...
吸铁石上 Embedded System
FPGA Design Basics - D Flip Flop
A D flip-flop with an enable terminal of E: The working principle is: When E=0: The control gate is blocked, and the flip-flop remains unchanged. Qn+1=Qn When E=1: The control gate is open, Qn+1=D (wh...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 963  2283  1498  477  196  20  46  31  10  4 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号