EEWORLDEEWORLDEEWORLD

Part Number

Search

334MWR250K

Description
CAPACITOR, METALLIZED FILM, POLYESTER, 100 V, 2.2 uF, THROUGH HOLE MOUNT
CategoryPassive components   
File Size403KB,3 Pages
ManufacturerIllinois Capacitor
Websitehttp://www.illinoiscapacitor.com/
Download Datasheet Parametric View All

334MWR250K Online Shopping

Suppliers Part Number Price MOQ In stock  
334MWR250K - - View Buy Now

334MWR250K Overview

CAPACITOR, METALLIZED FILM, POLYESTER, 100 V, 2.2 uF, THROUGH HOLE MOUNT

334MWR250K Parametric

Parameter NameAttribute value
Maximum operating temperature125 Cel
Minimum operating temperature-55 Cel
negative deviation10 %
positive deviation10 %
Rated DC voltage urdc100 V
Processing package descriptionAXIAL LEADED, LEAD FREE
Lead-freeYes
EU RoHS regulationsYes
stateACTIVE
terminal coatingMATTE TIN
Installation featuresTHROUGH HOLE MOUNT
Manufacturer SeriesMWR
capacitance2.2 uF
packaging shapeTUBULAR PACKAGE
Capacitor typeMETALLIZED FILM
Terminal shapeWIRE
dielectric materialsPOLYESTER
FEATURES
APPLICATIONS
Operating Temperature Range
Capacitance Tolerance
Peak, AC voltage (50/60 Hz)
Dissipation Factor (MAX)
25°C
Insulation Resistance
@25°C (<70% RH)for 1 minute at
100VDC applied
Small Size
Low ESR
-
General Purpose
General Purpose
Bypass
Coupling
Blocking
-40°C to +105°C
+10% at 1 kHz, 25°C
+5% optional
WVDC
50
63
100
250
400
630
1000
1500
VAC
30
40
63
160
200
220
250
300
For T>+85°C , The voltage must be decreased by 1.25% per °C
Frequency (kHz)
C<0.1uF
0.1uF<C<1.0uF
C>1.0uF
1
0.80%
1.00%
1.00%
10
1.50%
1.50%
-
100
2.50%
-
-
WVDC
Capacitance
Insulation Resistance
<100WVDC
<0.33μF
15000 MΩ
>100WVDC
<0.33μF
30000 MΩxμF
<100WVDC
>0.33μF
15000 MΩxμF
>100WVDC
>0.33μF
10000 MΩxμF
2000 Hours, +85C with 125% of rated voltage
Capacitance Change
<5% of initially measured value
<0.005 at 1kHz and 25°C for C<1uF
Dissipation Factor
<0.005 at 1kHz and 25°C For C>1uF
Insulation Resistance
>50% of maximum specified value
56 days at40°C with 93%RH(+/-2%), +40°C and no voltage applied
Capacitance Change
<5% of initially measured value
Dissipation Factor
<0.005 at 1kHz and 25°C
Insulation Resistance
>50% of maximum specified value
<1 nano-Henry per mm of body length and lead length
<1.0% after 2 years at 40°C
+400 ppm/°C, +200ppm/°C
Terminal to Terminal
160% of VDC applied for 2 Seconds and 25°C
Polyester
Metallized film Internal series connected (>1000WVDC)
Flame Retardant Polyester tape wrap (UL 510) with epoxy resin end fills(UL94V0)
Lead free tinned copper leads
Load Life
Damp Heat test
Self Inductance
Capacitance Drift Factor
Capacitance Temperature
Coefficient
Dielectric Strength
Dielectric
Construction
Coating
Leads
Lead Diameter
D
d
<9
0.6
9<D<20
0.8
>20
1.0
Jul-17
What is the voltage of the LCD?
When customizing the 430f4xx series, is the CD voltage determined by the power supply voltage of the 430? If the power supply is 3.6v, should the LCD be 3.6v?And how to determine the resistors? Please...
imaybach Analogue and Mixed Signal
CC2530 sets spi master mode to connect RC522 to spi slave mode
I am writing a card reader program that uses CC2530 to drive RC522. I don't know what is wrong. Experts are welcome to give me some advice. CC2530 RC522 ------------- ------------- |P0_4 SSN |--------...
韩薇0513 RF/Wirelessly
07 Test finished product + SPI driver TFT
Related articles : 【GD32L233C-START Review】02 Power-on and program download and debugging【GD32L233C-START Review】03 LED Operation and General Timing Function 【GD32L233C-START Review】04 External Interr...
秦天qintian0303 GD32 MCU
Pull-up and pull-down principle (very classic)
Generally speaking, not only important signal lines, but also signals that may be in an undriven state for a period of time need to be processed. For example, the input impedance of a CMOS gate is ver...
qin552011373 ADI Reference Circuit
Download chapters 1-5 of "Write Your Own CPU"
The information is here. Download chapters 1-5 of "Write Your Own CPU"Thanks to the author. If you have money, I recommend buying the genuine "Write Your Own CPU". Verilog HDL is used to design and im...
leon1984 FPGA/CPLD
2*64M memory, only 64M can be used
先说一下硬件情况 CPU: s3c2440BANK6: 64M SDRAM BANK7: 64M SDRAM只使用64M内存能起来, 代码如下: ========================= config.bib ================================ [code]NK8C20000001D00000RAMIMAGE;change by capbilyRAM8E00...
liuxing168 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 615  2457  1049  2561  1795  13  50  22  52  37 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号