EEWORLDEEWORLDEEWORLD

Part Number

Search

310FS001G

Description
O-Ring Sealed Shrink Boot Adapter
File Size87KB,2 Pages
ManufacturerGlenair
Websitehttp://www.glenair.com/
Download Datasheet View All

310FS001G Overview

O-Ring Sealed Shrink Boot Adapter

310-001
O-Ring Sealed Shrink Boot Adapter
Rotatable Coupling - Standard Profile
310
CONNECTOR
DESIGNATORS
310 F S 001 M 16 D T
Product Series
Connector
Designator
Angle and Profile
H = 45°
J = 90°
S = Straight
Basic Part No.
Shrink Boot (Table III -
Omit for None)
Drain Holes
(Omit for None)
Shell Size
(Table I)
Finish (Table II)
A-F-G*
H-J*-L-S
* Conn. Desig. G & J -
Consult Factory For
45° and 90°
ROTATABLE
COUPLING
O-Ring
A Thread
(Table I)
F
(Table III)
Drain Holes
4 Places Optional
TABLE II - STANDARD FINISHES
GLENAIR
SYMBOL
B
C
G
M
NF
FINISH
Cadmium Plate, Olive Drab
Anodize, Black
Hard Coat, Anodic
Electroless Nickel
Cadmium Plate, Olive Drab Over
Electroless Nickel
C Typ
(Table I)
Cable
Entry
E (Table III)
See Back Cover for Complete Finish Information
and Additional Finish Options
G
(Table IV)
J
(Table IV)
H (Table IV)
K
(Table IV)
© 2005 Glenair, Inc.
CAGE Code 06324
Printed in U.S.A.
GLENAIR, INC.
1211 AIR WAY
GLENDALE, CA 91201-2497
818-247-6000
FAX 818-500-9912
www.glenair.com
E-Mail: sales@glenair.com
Series 310 - Page 2
Qinheng third generation USB to dual serial port chip CH342
[i=s]This post was last edited by qwqwqw2088 on 2021-6-9 08:20[/i]The USB to serial port chip CH342 is used to expand 2 high-speed asynchronous serial ports for the USB host, supporting a serial port ...
qwqwqw2088 Domestic Chip Exchange
ASN.1 structure encoding rules related information
[color=#333333][font=arial, 宋体, sans-serif][size=14px] ASN.1 describes a data format for representing, encoding, transmitting and decoding data, and is very useful for data transmission in the field o...
青城山下 Linux and Android
Even if the network card is not plugged into a network cable, an address is automatically assigned and the icon is displayed as connected.
The address automatically assigned when the network cable is not plugged in is: IP:169.254.183.194 mask:255.255.0.0. After manual update, it changes to 0.0.0.0, but it is automatically assigned again ...
smarsmar Embedded System
Quartus simulation problem
The frequency sweep signal generator I designed is designed directly using the FPGA's frequency divider + ROM table. I defined 4 buttons, the first 3 of which control the frequency control word. How d...
lt081307316 FPGA/CPLD
Simulation and fabrication of low noise amplifier based on ADS
PPT document is a good resource for learning ads and low noise amplifier...
JasonYoo Test/Measurement
The list of winners of the Ufun Phase 1 Active Learning Award is here
[font=微软雅黑][size=3][b]About ufun's learning activities: [/b]https://bbs.eeworld.com.cn/thread-492443-1-1.html[/size][/font] [font=微软雅黑][size=3][b]Learning activity period: [/b]As of [color=#ff0000] to...
nmg stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 687  1527  2609  2809  2892  14  31  53  57  59 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号