90604-808 datasheet, PDF - EEWORLD Datasheet

90604-808: DescriptionBoard Connector, 8 Contact(s), 1 Row(s), Male, Right Angle, Solder Terminal; CategoryThe connector The connector; File Size307KB，4 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/

Download Datasheet Parametric View All

90604-808 Overview

Board Connector, 8 Contact(s), 1 Row(s), Male, Right Angle, Solder Terminal

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Reach Compliance Code	unknown
ECCN code	EAR99
Connector type	BOARD CONNECTOR
Contact to complete cooperation	GOLD (15) OVER NICKEL
Contact completed and terminated	GOLD (15) OVER NICKEL
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
DIN compliance	NO
Filter function	NO
IEC compliance	NO
JESD-609 code	e4
MIL compliance	NO
Manufacturer's serial number	90604
Mixed contacts	NO
Installation method	RIGHT ANGLE
Installation type	BOARD
Number of rows loaded	1
Options	GENERAL PURPOSE
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	8
UL Flammability Code	94V-0
Base Number Matches	1

PDM: Rev:AH

STATUS:

Released

Printed: Feb 20, 2010

Circuit Simulation Multisim Getting Started Guide (PDF file format): Used for circuit simulation. . Very good, detailed tutorial on essential tools for electronic development. . ....; Yound MCU

The subnet mask obtained by EVDO dial-up is always 255.0.0.0: Under the wince5.0 platform, after dialing with the 3G\EVDO module, the dial-up connection shows "connected", but the web page cannot be opened. After a while, it prompts that the connection is lost, ...; cosmo.wu Embedded System

Dynamic power management technology based on prior knowledge: Abstract: "Dynamic power management" is a design method to reduce power consumption by dynamically allocating system resources to complete system tasks with the least components or the lowest workload...; zbz0529 Power technology

【Practical tools】Visio timing diagram drawing component: The practical method of drawing timing diagram components in Visio is very simple. Download, unzip, and then put it in a fixed location. The default search location of Visio is "D:\Users Directory\My ...; 小梅哥 FPGA/CPLD

Simulating FIFO with ModelSim (Transferred): [p=26, null, left][color=rgb(82, 82, 82)][font=Arial][size=16px]Since the simulation FIFO requires clock resources, the PLL module used in the previous article is used. In the simulation of FIFO modul...; chenzhufly FPGA/CPLD

Excuse me, why is the digital tube display not bright enough?: I use 6 common cathode digital tubes. The P1 port connects to each segment of the digital tube, and the P0 port controls the on/off of the digital tube. I have connected it like this: A 9-pin 5.1K sin...; pangxie Embedded System

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components