77311-491R35 datasheet, PDF - EEWORLD Datasheet

77311-491R35: DescriptionBoard Connector, 35 Contact(s), 1 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle,; CategoryThe connector The connector; File Size203KB，2 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/

Download Datasheet Parametric View All

77311-491R35 Overview

Board Connector, 35 Contact(s), 1 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle,

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Objectid	1719471803
Reach Compliance Code	compliant
ECCN code	EAR99
YTEOL	0
body width	0.094 inch
subject depth	0.1 inch
body length	3.5 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	TIN LEAD (150)
Contact completed and terminated	Tin/Lead (Sn/Pb) - with Nickel (Ni) barrier
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
DIN compliance	NO
Filter function	NO
IEC compliance	NO
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	POLYETHYLENE
JESD-609 code	e0
MIL compliance	NO
Plug contact pitch	0.1 inch
Mixed contacts	NO
Installation option 1	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	1
Number of rows loaded	1
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
Options	GENERAL PURPOSE
PCB contact pattern	RECTANGULAR
Plating thickness	150u inch
Rated current (signal)	3 A
Guideline	UL, CSA
Terminal length	0.402 inch
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	35
UL Flammability Code	94V-0

PDS: Rev :BU

STATUS:Released

Printed: Jun 13, 2014

ask: Can I find information on the homepage of EEWORLD?...; fighting Suggestions & Announcements

#In the Cloud#Tickets are in rush, tickets for the Cloud Computing Conference are worth 2,000 yuan!: [font=黑体][size=5][color=#ff0000]Congratulations to netizen [url=https://home.eeworld.com.cn/my/aiguodelaoge.html][b]aiguodelaoge[/b][/url] for winning a ticket to the 5th China Cloud Computing Confere...; EEWORLD社区 Embedded System

How to use D flip-flop to achieve delay???: A D flip-flop delays one CLK cycle. If it delays 10 CLK cycles, it means it triggers a few more beats. How should the program be written?StartFragmentA D flip-flop program reg A_ZRE0_CROSS_MOVE; alway...; cetc50 FPGA/CPLD

How to make Acticesync support UDP?: I am making a GPS vehicle terminal. With Acticesync, I can debug in single step. Unfortunately, I can only debug TCP protocol. I can't debug UDP because I heard that Acticesync doesn't support it. I w...; lc258 Embedded System

About transfer function: Recently, I was reading about circuit principle analysis. Regarding the transfer function, I introduced an exponential sine wave excitation to analyze the steady-state response, and finally introduced...; 15272693963 Integrated technical exchanges

Learn FPGA from Teacher Xia (1) Why Verilog can support large-scale design: [flash]http://www.tudou.com/v/sYYYpxggFX0/v.swf[/flash]...; soso FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components