EEWORLDEEWORLDEEWORLD

Part Number

Search

5SGXMA4H2F35C3

Description
Field Programmable Gate Array, 420000-Cell, CMOS, PBGA1152,
CategoryProgrammable logic devices    Programmable logic   
File Size388KB,22 Pages
ManufacturerIntel
Websitehttp://www.intel.com/
Download Datasheet Parametric View All

5SGXMA4H2F35C3 Overview

Field Programmable Gate Array, 420000-Cell, CMOS, PBGA1152,

5SGXMA4H2F35C3 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
package instructionBGA, BGA1152,34X34,40
Reach Compliance Codecompli
JESD-30 codeS-PBGA-B1152
Number of entries552
Number of logical units420000
Output times552
Number of terminals1152
Package body materialPLASTIC/EPOXY
encapsulated codeBGA
Encapsulate equivalent codeBGA1152,34X34,40
Package shapeSQUARE
Package formGRID ARRAY
power supply0.85,1.5,2.5,2.5/3,1.2/3 V
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Certification statusNot Qualified
surface mountYES
technologyCMOS
Terminal formBALL
Terminal pitch1 mm
Terminal locationBOTTOM
Base Number Matches1
1. Stratix V Device Family Overview
February 2012
SV51001-2.3
SV51001-2.3
This chapter provides an overview of the Stratix
®
V devices and their features. Many
of these devices and features are enabled in the Quartus
®
II software version 11.1. The
remaining devices and features will be enabled in future versions of the Quartus II
software.
f
To find out more about the upcoming Stratix V devices and features, refer to the
Stratix V Upcoming Device Features
document.
Altera’s 28-nm Stratix V FPGAs include innovations such as an enhanced core
architecture, integrated transceivers up to 28.05 gigabits per second (Gbps), and a
unique array of integrated hard intellectual property (IP) blocks. With these
innovations, Stratix V FPGAs deliver a new class of application-targeted devices
optimized for:
Bandwidth-centric applications and protocols, including PCI Express
®
(PCIe
®
)
Gen3
Data-intensive applications for 40G/100G and beyond
High-performance, high-precision digital signal processing (DSP) applications
Stratix V devices are available in four variants (GT, GX, GS, and E), each targeted for a
different set of applications. For higher volume production, you can prototype with
Stratix V FPGAs and use the low-risk, low-cost path to HardCopy
®
V ASICs.
Stratix V Family Variants
Stratix V GT
devices, with both 28.05-Gbps and 12.5-Gbps transceivers, are
optimized for applications that require ultra-high bandwidth and performance in
areas such as 40G/100G/400G optical communications systems and optical test
systems. 28.05-Gbps and 12.5-Gbps transceivers are also known as GT and GX
channels, respectively.
Stratix V GX
devices offer up to 66 integrated 14.1-Gbps transceivers supporting
backplanes and optical modules. These devices are optimized for high-performance,
high-bandwidth applications such as 40G/100G optical transport, packet processing,
and traffic management found in wireline, military communications, and network
test equipment markets.
Stratix V GS
devices have an abundance of variable precision DSP blocks, supporting
up to 3,926 18x18 or 1,963 27x27 multipliers. In addition, Stratix V GS devices offer
integrated 14.1-Gbps transceivers, which support backplanes and optical modules.
These devices are optimized for transceiver-based DSP-centric applications found in
wireline, military, broadcast, and high-performance computing markets.
© 2012 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos
are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as
trademarks or service marks are the property of their respective holders as described at
www.altera.com/common/legal.html.
Altera warrants performance of its
semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and
services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service
described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying
on any published information and before placing orders for products or services.
ISO
9001:2008
Registered
Stratix V Device Handbook
Volume 1: Overview and Datasheet
February 2012
Subscribe
A PN junction field effect transistor
At present, the insulated gate field effect transistor of MOS process has been widely used in discrete components and integrated circuits due to its superior performance. From its structure, it can be...
zck_2012 DIY/Open Source Hardware
Ask a question about DDS
[i=s] This post was last edited by paulhyde on 2014-9-15 09:26 [/i] In DDS design, it is required to adjust the amplitude of VPP. I have read some information that the output of the DA that generates ...
ma9453 Electronics Design Contest
PSpicePrimer.
PSpicePrimer....
安_然 Microchip MCU
[Serial] [ALIENTEK Battleship STM32 Development Board] STM32 Development Guide--Chapter 60 UCOSII Experiment 3-Message...
[align=center][b][font=宋体]Chapter 60[/font] UCOSII[font=宋体]Experiment[/font]3-[font=宋体]Message Queue, Semaphore Set and Software Timer[/font][/b] [/align][align=left]In the previous chapter, we learne...
正点原子 stm32/stm8
Please ignore the points. Please ignore the points.
Just for points, please ignore...
zzqiang66 Embedded System
Ufun unboxing
[i=s]This post was last edited by jh442755 on 2016-8-4 11:04[/i] It took me nearly one and a half months from the time I replied to the post to the time I received the board yesterday. I thought there...
jh442755 stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 288  1674  220  1994  1359  6  34  5  41  28 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号