5SGXEA7K3F40I3N datasheet, PDF

Datasheet> All Categories > Programmable logic devices> Programmable logic> 5SGXEA7K3F40I3N

5SGXEA7K3F40I3N: DescriptionField Programmable Gate Array, 622000-Cell, CMOS, PBGA1517, FBGA-1517; CategoryProgrammable logic devices Programmable logic; File Size1MB，72 Pages; ManufacturerIntel; Websitehttp://www.intel.com/; Environmental Compliance

Download Datasheet Parametric View All

5SGXEA7K3F40I3N Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	5SGXEA7K3F40I3N	-	-	View	Buy Now

5SGXEA7K3F40I3N Overview

Field Programmable Gate Array, 622000-Cell, CMOS, PBGA1517, FBGA-1517

5SGXEA7K3F40I3N Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
package instruction	BGA, BGA1517,39X39,40
Reach Compliance Code	compli
JESD-30 code	S-PBGA-B1517
length	40 mm
Configurable number of logic blocks	23472
Number of entries	696
Number of logical units	622000
Output times	696
Number of terminals	1517
Maximum operating temperature	100 °C
Minimum operating temperature	-40 °C
organize	23472 CLBS
Package body material	PLASTIC/EPOXY
encapsulated code	BGA
Encapsulate equivalent code	BGA1517,39X39,40
Package shape	SQUARE
Package form	GRID ARRAY
power supply	0.85,1.5,2.5,2.5/3,1.2/3 V
Programmable logic type	FIELD PROGRAMMABLE GATE ARRAY
Certification status	Not Qualified
Maximum seat height	3.5 mm
Maximum supply voltage	0.88 V
Minimum supply voltage	0.82 V
Nominal supply voltage	0.85 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	BALL
Terminal pitch	1 mm
Terminal location	BOTTOM
width	40 mm
Base Number Matches	1

Preview

Download Datasheet

View All

Stratix V Device Datasheet

SV53001-3.6

This document covers the electrical and switching characteristics for Stratix

devices. Electrical characteristics include operating conditions and power

consumption. Switching characteristics include transceiver specifications, core, and

periphery performance. This document also describes I/O timing, including

programmable I/O element (IOE) delay and programmable output buffer delay.

For information regarding the densities and packages of devices in the Stratix V

family, refer to the

Stratix V Device Overview.

Electrical Characteristics

The following sections describe the electrical characteristics of Stratix V devices.

Operating Conditions

When you use Stratix V devices, they are rated according to a set of defined

parameters. To maintain the highest possible performance and reliability of Stratix V

devices, you must consider the operating requirements described in this chapter.

Stratix V devices are offered in commercial and industrial temperature grades.

Commercial devices are offered in –1 (fastest), –2, –3, and –4 core speed grades.

Industrial devices are offered in –2, –3, and –4 core speed grades. Stratix V E devices

are offered based on core speed grades while Stratix V GX, GS, and GT devices are

also offered in -1, -2, and -3 transceiver speed grades.

Table 1

lists the industrial and commercial speed grades for the Stratix V GX and

Stratix V GS devices.

Table 1. Stratix V GX and GS Commercial and Industrial Speed Grade Offering

Transceiver Speed

Grade

GX channel—14.1 Gbps

GX channel—12.5 Gbps

Core Speed Grade

Yes

C2, C2L

Yes

—

Yes

—

I2, I2L

Yes

I3, I3L

—

Yes

I3YY

—

(1), (2), (3)

(Part 1 of 2)

101 Innovation Drive

San Jose, CA 95134

www.altera.com

QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark

Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their

respective holders as described at

www.altera.com/common/legal.html.

Altera warrants performance of its semiconductor

products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any

products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use

of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are

advised to obtain the latest version of device specifications before relying on any published information and before placing orders

for products or services.

ISO

9001:2008

Registered

December 2015

Altera Corporation

Feedback Subscribe

Recommended Resources

88 to 108MHz FM signal generator circuit

1024 step attenuator using DA converter

Delayed lighting device for car cab

NEC JC-1404HMN type multi-frequency TTL and VGA large screen color display power supply circuit diagram

Emitter coupled bistable circuit

Infrared remote control fan power socket

Domestic listed intelligent controller company research institute recruits senior sensor application engineer: Heertai, a leading listed company in the smart controller industry in China, is recruiting senior sensor application engineers. Work location: Nanshan Science and Technology Park/Guangming Industrial ...; 山药豆豆 Recruitment

EEWORLD evaluation expert recruitment order: Come and love evaluation!: [table=98%] [tr][td][align=left][font=宋体][size=3]EEWORLD Evaluation Expert Recruitment Order: Come on, love evaluation! [/size][/font][/align] [align=left][size=14px][img=514,600]https://bbs.eeworld.c...; okhxyyo Suggestions & Announcements

How to convert a string to hex array in EVC???: How to convert a string to hex array in EVC???...; 春风维修 Embedded System

[Introduction] avrADC conversion experiment-ADC noise suppression mode: /* ******************************************************** * File: adc.c * Function: ADC conversion experiment - ADC noise suppression mode * Tool: WinAVR20050214(AVR-GCC) * MCU: Atmega8 * Clock: ext...; 破茧佼龙 Microchip MCU

TI Carnival + Come to eeworld to buy at super low prices! Buy! Buy!: [i=s]This post was last edited by qwqwqw2088 on 2017-12-6 11:58[/i] [size=4]A few days ago, I recommended to my colleagues that they should go to eeworld to participate in the TI SimpleLink Carnival B...; qwqwqw2088 Wireless Connectivity

Why is the output incorrect when the FIR filter of Quartus II is used for interpolation?: I use the FIR core in Quartus II to make an interpolation filter. Why is the output a series of data and a series of zeros? Should it be continuous data? Help...; my_style FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components