EEWORLDEEWORLDEEWORLD

Part Number

Search

PHT1206Y6573WNT

Description
RESISTOR, THIN FILM, 0.033 W, 0.05 %, 25 ppm, 657000 ohm, SURFACE MOUNT, 1206, CHIP, GREEN
CategoryPassive components    The resistor   
File Size106KB,6 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Environmental Compliance  
Download Datasheet Parametric View All

PHT1206Y6573WNT Overview

RESISTOR, THIN FILM, 0.033 W, 0.05 %, 25 ppm, 657000 ohm, SURFACE MOUNT, 1206, CHIP, GREEN

PHT1206Y6573WNT Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
package instructionSMT, 1206
Reach Compliance Codeunknown
ECCN codeEAR99
Other featuresANTI-SULFUR
structureRectangular
JESD-609 codee2
Installation featuresSURFACE MOUNT
Number of terminals2
Maximum operating temperature200 °C
Minimum operating temperature-55 °C
Package height0.5 mm
Package length3.06 mm
Package formSMT
Package width1.6 mm
method of packingTR, PLASTIC
Rated power dissipation(P)0.1 W
resistance657000 Ω
Resistor typeFIXED RESISTOR
size code1206
surface mountYES
technologyTHIN FILM
Temperature Coefficient15 ppm/°C
Terminal surfaceTin/Silver (Sn/Ag)
Terminal shapeWRAPAROUND
Tolerance0.05%
Operating Voltage200 V
Base Number Matches1
PHT
Vishay Sfernice
High Precision Wraparound - High Temperature (230 °C)
Thin Film Chip Resistors
FEATURES
Operating temperature range:
- 55 °C; + 215 °C
Storage temperature: - 55 °C; + 230 °C
Gold terminations (< 1 µm thick)
4 sizes available (0603, 0805, 1206, 2010) -
other sizes upon request
INTRODUCTION
For applications such as down hole applications, the need for
parts able to withstand very severe conditions (temperature
as high as 215 °C powered or up to 230 °C un-powered) has
leaded Vishay Sfernice to push out the limit of the thin film
technology.
Designers might read the application note: Power
Dissipation Considerations in High Precision Vishay Sfernice
Thin Film Chip Resistors and Arrays (P, PRA etc…) (High
Temperature Application)
www.vishay.com/doc?53047
in
conjunction with this datasheet to help them to properly
design their PCBs and get the best performances of the PHT.
Vishay Sfernice R&D engineers will be willing to support any
customer design considerations.
Temperature coefficient down to 25 ppm
(- 55 °C; + 215 °C)
Tolerance down to 0.05 %
Load life stability: 0.5 % max after 1000 h at 215 °C
(ambient) at Pn
SMD wraparound
Compliant to RoHS directive 2002/95/EC
DIMENSIONS
in millimeters (inches)
A
D
D
C
B
E
E
A
CASE
SIZE
MAX. TOL.
+ 0.152 (+ 0.006)
MIN. TOL.
- 0.152 (- 0.006)
NOMINAL
0603
0805
1206
2010
1.52 (0.060)
1.91 (0.075)
3.06 (0.120)
5.08 (0.200)
B
MAX. TOL.
+ 0.127 (+ 0.005)
MIN. TOL.
- 0.127 (- 0.005)
NOMINAL
0.85 (0.033)
0.38 (0.015)
1.27 (0.050)
1.60 (0.063)
2.54 (0.100)
0.5 (0.02)
± 0.127 (0.005)
0.13 (0.005)
0.40 (0.016)
0.48 (0.019)
D/E
C
NOMINAL
TOLERANCE
** Please see document “Vishay Material Category Policy”:
www.vishay.com/doc?99902
www.vishay.com
1
For technical questions, contact:
sfer@vishay.com
Document Number: 53050
Revision: 10-Aug-10
Upgrading bootloader failed, check the short-circuit interfaces and study again
Continuing from the previous post, KW41Z's Best Partner - [NXP Kinetis MCU] - Electronic Engineering World Forum [url]https://bbs.eeworld.com.cn/thread-529560-1-1.html[/url] According to Freescale's u...
suoma NXP MCU
Can I add components to the vxsim simulation environment? How to configure vxworks
How to include INCLUDE_POSIX_SCHED when using POSIX functions in vxsim simulation environment? If the project (downloadable) is not selected, can the project not select component configuration? Is the...
taoym101 Real-time operating system RTOS
How to understand "everything is a file"? Answer from the perspective of the application layer and the driver layer.
Dear experts, how do you understand "everything is a file"? Please answer from the perspective of the application layer and the driver layer....
zhengjiewen Linux and Android
[Design Tools] This document introduces the FPGA operation steps for a certain function using ISE10.1
The document introduces the steps of using ISE10.1 to perform FPGA operations for a certain function, including the steps of creating a new document, synthesis, functional simulation, compilation and ...
GONGHCU FPGA/CPLD
The LPC2138 P1 port connected to the 1602 LCD simulation in Pretous cannot display! !
I am building a virtual simulation platform in Proteus. When using LM1602, the sent data cannot be displayed normally. I have successfully used the same code in the P0 port of LPC2106. Because there a...
chengchuanqing Embedded System
After the layer is locked, Blt returns DDERR_SURFACEBUSY. Who returns it?
Is there any lock when executing Blt? If yes, where is it added? There is no lock in HalBlt. When the layer is locked, the Blt operation directly returns DDERR_SURFACEBUSY without entering HalBlt oper...
friday505 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2584  712  2859  482  1053  53  15  58  10  22 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号