EEWORLDEEWORLDEEWORLD

Part Number

Search

UPD780021CW-XXX

Description
Microcontroller, 8-Bit, MROM, 8.38MHz, CMOS, PDIP64, 0.750 INCH, PLASTIC, SHRINK, DIP-64
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size720KB,34 Pages
ManufacturerNEC Electronics
Download Datasheet Parametric View All

UPD780021CW-XXX Overview

Microcontroller, 8-Bit, MROM, 8.38MHz, CMOS, PDIP64, 0.750 INCH, PLASTIC, SHRINK, DIP-64

UPD780021CW-XXX Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
package instruction0.750 INCH, PLASTIC, SHRINK, DIP-64
Reach Compliance Codecompliant
Has ADCYES
Address bus width16
bit size8
maximum clock frequency8.38 MHz
DAC channelNO
DMA channelNO
External data bus width8
JESD-30 codeR-PDIP-T64
JESD-609 codee0
length57.655 mm
Number of I/O lines51
Number of terminals64
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
PWM channelYES
Package body materialPLASTIC/EPOXY
encapsulated codeSDIP
Package shapeRECTANGULAR
Package formIN-LINE, SHRINK PITCH
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Certification statusNot Qualified
ROM programmabilityMROM
Maximum seat height5.08 mm
speed8.38 MHz
Maximum supply voltage5.5 V
Minimum supply voltage1.8 V
surface mountNO
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTIN LEAD
Terminal formTHROUGH-HOLE
Terminal pitch1.778 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width19.05 mm
uPs/uCs/peripheral integrated circuit typeMICROCONTROLLER
Base Number Matches1
Transfer Altera DE2 development board, brand new
I have an Altera DE2 development board for sale, almost new. If you need it, please contact [email]semigoodluck@126.com[/email]. I am in Beijing, and my friends in Beijing can use it as an interview b...
liukekelongman FPGA/CPLD
(Repost) Learn FPGA from scratch
[color=rgb(51, 51, 51)][backcolor=rgb(255, 255, 255)]For a long time, many newbies who have just joined the group have been repeatedly asking some very simple but confusing questions. As an administra...
瓷娃娃 FPGA/CPLD
How to set up Max Plus to simulate without delay
How to set up Max Plus for functional simulation? After programming, the simulation waveform has a delay. How to set it so that there is no delay? I have been looking for a long time but I can't find ...
nb533 FPGA/CPLD
Low Power FPGA Design Technology
I. Introduction As system power budgets continue to shrink, new low-power components are urgently needed. For communication infrastructure, circuit board cooling, chassis miniaturization, and system r...
settleinsh FPGA/CPLD
What is the difference between an IoT gateway and an industrial router?
1. First of all, the concepts are differentFirst of all, "gateway" is a broad concept, not a specific type of product. Any device that connects two different networks can be called a gateway. "Router"...
蓝先生 Industrial Control Electronics
max30100 pulse heart rate
I have had this module for three weeks. Now I have finished porting the Ardunio code. However, I found that the STM32 hardware IIC writing can't even pass the first step. The simulation outputs are al...
空心杯 Medical Electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1825  2755  805  1317  1718  37  56  17  27  35 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号