BU-62843F4-150Y datasheet, PDF

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> BU-62843F4-150Y

BU-62843F4-150Y: DescriptionMil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, CQFP72, 1 INCH, CERAMIC, QFP-72; CategoryThe embedded processor and controller Microcontrollers and processors; File Size1MB，57 Pages; ManufacturerData Device Corporation

Download Datasheet Parametric View All

BU-62843F4-150Y Overview

Mil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, CQFP72, 1 INCH, CERAMIC, QFP-72

BU-62843F4-150Y Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Parts packaging code	QFP
package instruction	QFF,
Contacts	72
Reach Compliance Code	compliant
Address bus width	32
boundary scan	NO
Bus compatibility	PCI
maximum clock frequency	20 MHz
letter of agreement	MIL-STD-1553A; MIL-STD-1553B; MCAIR; STANAG-3838
Data encoding/decoding methods	BIPH-LEVEL(MANCHESTER)
Maximum data transfer rate	0.125 MBps
External data bus width	32
JESD-30 code	S-CQFP-F72
JESD-609 code	e0
length	25.4 mm
low power mode	NO
Number of serial I/Os	2
Number of terminals	72
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	QFF
Package shape	SQUARE
Package form	FLATPACK
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Certification status	Not Qualified
Filter level	MIL-PRF-38534
Maximum seat height	3.94 mm
Maximum supply voltage	3.6 V
Minimum supply voltage	3 V
Nominal supply voltage	3.3 V
surface mount	YES
technology	CMOS
Temperature level	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	FLAT
Terminal pitch	1.27 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED
width	25.4 mm
uPs/uCs/peripheral integrated circuit type	SERIAL IO/COMMUNICATION CONTROLLER, MIL-STD-1553
Base Number Matches	1

Preview

Download Datasheet

View All

BU-62743/62843/62864

PCI ENHANCED MINIATURE

ADVANCED COMMUNICATION

ENGINE (PCI ENHANCED MINI-ACE®)

Make sure the next

Card you purchase

has...

FEATURES

•

32-Bit/33MHz, 3.3Volt, PCI Target

Interface

•

Fully Integrated 1553A/B Notice 2,

McAir, STANAG 3838 Interface

Terminal

•

Compatible with Enhanced Mini-ACE,

Mini-ACE (Plus) and ACE Generations

•

Choice of:

• RT only with 4K RAM (BU-62743)

• BC/RT/MT with 4K RAM (BU-62843)

• BC/RT/MT with 64K RAM, with RAM

Parity (BU-62864)

•

3.3V Logic

•

5V Transceiver. Available with 1760 or

McAir Compatible Options

•

1.0-inch square, 72-Pin Flatpack /

Formed Gull Lead Ceramic Package

•

Choice of 10, 12, 16, or 20MHz 1553

Clock

•

Highly Autonomous BC with Built-in

Message Sequence Control:

• Frame Scheduling

• Branching

• Asynchronous Message Insertion

• General Purpose Queue

• User-defined Interrupts

•

Advanced RT Functions:

• Global Circular Buffering

• Interrupt Status Queue

• 50% Circular Buffer Rollover

Interrupts

•

Selective Message Monitor or RT/

Monitor

Actual Size:

1.0” Square Package

DESCRIPTION

The PCI Enhanced Mini-ACE family of MIL-STD-1553 terminals pro-

vides a complete interface between a 32-Bit / 33MHz PCI Bus and a

MIL-STD-1553 bus. These terminals integrate dual transceiver, proto-

col logic, and 4K words or 64K words of RAM.

With a 1.0-inch square package, the PCI Enhanced Mini-ACE is

nearly 100% footprint and software compatible with the Enhanced

Mini-ACE, previous generation Mini-ACE (Plus) terminals, and is soft-

ware compatible with the older ACE series.

The PCI portion of the PCI Enhanced Mini-ACE is powered by 3.3V.

The PCI interface is NOT 5V tolerant.

Multiprotocol support of MIL-STD-1553A/B and STANAG 3838, includ-

ing versions incorporating McAir compatible transmitters, is provided.

There is a choice of 10, 12, 16, or 20 MHz 1553 clocks. The BC/RT/

MT versions with 64K words of RAM include built-in RAM parity check-

ing.

BC features include a built-in message sequence control engine, with

a set of 20 instructions. This provides an autonomous means of

implementing multi-frame message scheduling, message retry

schemes, data double buffering, asynchronous message insertion,

and reporting to the host CPU.

The PCI Enhanced Mini-ACE RT offers the choices of single and

circular buffering, along with a global circular buffering option, 50%

rollover interrupt for circular buffers, and an interrupt status queue.

FOR MORE INFORMATION CONTACT:

Data Device Corporation

105 Wilbur Place

Bohemia, New York 11716

631-567-5600 Fax: 631-567-7358

www.ddc-web.com

Technical Support:

1-800-DDC-5757 ext. 7771

2002 Data Device Corporation

Recommended Resources

Kana BC-180 refrigerator circuit

Crystal FM Oscillator Circuit

SC41342 (general) infrared, ultrasonic or radio frequency remote control transmission encoding circuit-02

Temperature control system circuit diagram of IC temperature sensor

GRIA06 application circuit diagram

Inductive high voltage voice alarm

Relationship between PLC and inverter: [b]1. Introduction[/b] In the field of industrial field control, programmable logic controller (PLC) has always played an important role. With the increasing investment of the state in the water suppl...; 锐特0087 Industrial Control Electronics

[TI New Year's Gift] Wave 1 - My suggestions for TI Stellaris!: This event isAs one of the general activities, we look forward to your suggestions on the use, application and promotion of TI Stellaris, so that more engineers can use TI Stellaris series products. A...; EEWORLD社区 Microcontroller MCU

About function call problem: Is there a mechanism, for example, I am running in the fun() function now, and I want to get which function the CPU called before calling the fun function in this function, is this possible? When I am...; 使者0123 Embedded System

Ten rules for high-frequency circuit design and wiring skills: [align=left][font=Helvetica]It has accounted for a certain proportion of the entire electronic system (for example, [/font]1/3), which is usually called a high-frequency circuit. High-frequency circui...; jingcheng PCB Design

The data sent by the serial port all turned into 0, so strange! !: Define an array xdata unsigned char ComInit[17]=0x02,0x00,0x11,0x03,0xAA,0x00,0x01,0x02,0x03,0x04,0x05,0x06,0x07,0x08,0x09,0xB9,0x03}; Send to PC once a second sendString(ComInit, 17); //Sending funct...; shenzao Embedded System

Large Aircraft Program Guide RTCA/DO-254: [font=宋体][size=12pt] With the establishment of the large aircraft project, China's aviation industry has opened a new chapter. In order for civil aviation products to be put into operation, they must ...; FPGA小牛 FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components