EEWORLDEEWORLDEEWORLD

Part Number

Search

170334J160ECJ

Description
High Current / Low ESR, Wrap and Fill Axial Leaded Capacitors
File Size286KB,3 Pages
ManufacturerETC
Download Datasheet View All

170334J160ECJ Overview

High Current / Low ESR, Wrap and Fill Axial Leaded Capacitors

High Current / Low ESR, Wrap and Fill Axial Leaded Capacitors
Type 170
Axial Leaded Metallized Polypropylene
The Type 170 series axial lead metallized polypropylene
capacitors are available in bulk or on tape and reel for
automatic insertion. The tape wrap and epoxy end fill
construction meets UL510 (outer wrap) and UL94V0
(epoxy). Type 170 is non-inductive with low ESR and
high current capability for switch-mode power supply
applications
Highlights
Low ESR
High current
Available on tape and reel or bulk
Epoxy end fill meets UL94V-0
Non inductively wound
Flame retardant outer wrap meets UL510
Specifications
Capacitance Range:
Voltage Range:
Capacitance Tolerance:
Operating Temperature Range:
Dielectric Withstand Voltage:
Dissipation Factor (DF):
0.001 µF to 4.7 µF
160
to
630 Vdc (90 to 250 Vac, 60 Hz)
±5%, ±10%, ±20%
–55 ºC to +105 ºC (
derate linearly to 50% rated
1.6 x rated voltage for 2 s @ +25 ºC ±5 ºC
tgδ x 10
–4
at +25 ºC ±5 ºC
kHz
1
10
100
C
≤0.1
µF
≤6
≤10
≤30
0.1 µF <C ≤1 µF
≤6
≤20
C >1 µF
≤6
voltage at 105 ºC)
Insulation Resistance:
Self Inductance:
Life Test:
Damp Heat Test:
Soldering:
Long Term Storage Stability:
Maximum Pulse Rise Time dv/dt and Pulse
Characteristic (Wo):
Complies with the EU Directive
2002/95/EC requirement
restricting the use of Lead (Pb),
Mercury (Hg), Cadmium (Cd),
Hexavalent chromium (Cr(VI)),
PolyBrominated Biphenyls (PBB)
and PolyBrominated Diphenyl
Ethers (PBDE).
100,000 MΩ x µF, 200,000 MΩ Min.
1 nH max. per 1 mm lead and body length
1000 hrs @ 85 ºC 1.25 x Vn
95% RH @ +40 ºC for 21 days
260 ºC ±5 ºC for 10 s ±1 s
ΔC/C ≤ ±0.5% after 2 years
L Max
Vn
160
250
400
630
11
5
11
16.5
5
10
13.5
20
20.5
3
7
10
15
28
2
4
6.5
10
33
1
2.5
4
6
Outline Drawing
If the working voltage (V) is less than the nominal voltage (Vn), the capaci-
tor can work at higher dv/dt . In this case, the maximum value allowed
is obtained by multiplying the above value (See table dv/dt) with the ratio
Vn/V
Ød ±.002
±0.05 mm)
1.58 ±0.2
(40 ±5 mm)
L
Max
1.58 ±0.2
(40 ±5 mm)
D
Max
Lead Material: tinned copper wire
CDE Cornell Dubilier • 1605 E. Rodney French Blvd. • New Bedford, MA 02744 • Phone: (508)996-8561 • Fax: (508)996-3830 • www.cde.com
Understand analog circuits in half a day
A simplified tutorial on analog circuits. Over 40 pages, it covers almost all the important knowledge points of analog circuits, with detailed and thorough explanations. I dare not keep it to myself, ...
linda_xia Analog electronics
Or is it the problem of adding monitoring network to Anlu TangDynasty ChipWatcher
I don't know what conditions should be met to add a "network" to this ChipWatcher. Sometimes I can't find it, and sometimes I can't add it after I find it. I don't know if it has been optimized away. ...
littleshrimp Domestic Chip Exchange
About the withstand voltage test of chip capacitors
I want to test a batch of SMD capacitors. The rated voltage is 10V. Add 10 times the voltage, which is 100V. I tested it for 5 hours. The capacitors were directly connected to the capacitor clamps and...
chenjian063 Test/Measurement
Please advise on the use and verification of the audio amplifier IC TDA8543T
[i=s]This post was last edited by benny512 on 2015-1-6 18:59[/i] I recently bought a few TDA8543Ts, but I am afraid they are old. I would like to ask the experts how to use an oscilloscope to verify t...
benny512 Analog electronics
Help! Issues with WinCE6.0 R2 NandFlash driver's new architecture MDD+PDD+FMD
Now the new NAND Flash driver architecture MDD+PDD+FMD has abandoned the old partition driver mspart and MBR format, and adopted the concept of region+partition. The entire nand flash is divided into ...
niantianxia Embedded System
Please advise on the constraints of the inverted clock drive path
In the circuit, clocks with opposite phases are used to trigger adjacent flip-flops. If the output of flip-flop FF1 passes through a combinational logic circuit and is connected to the input of flip-f...
yuzhishen FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 119  2041  1083  1350  1019  3  42  22  28  21 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号