EEWORLDEEWORLDEEWORLD

Part Number

Search

SG-8002JA24.0000M-PHML0

Description
CRYSTAL OSCILLATOR, CLOCK, 24MHz, CMOS OUTPUT, PLASTIC PACKAGE-4
CategoryPassive components    oscillator   
File Size813KB,4 Pages
ManufacturerSeiko Epson Corporation
Download Datasheet Parametric View All

SG-8002JA24.0000M-PHML0 Overview

CRYSTAL OSCILLATOR, CLOCK, 24MHz, CMOS OUTPUT, PLASTIC PACKAGE-4

SG-8002JA24.0000M-PHML0 Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
Reach Compliance Codecompliant
Other featuresENABLE/DISABLE FUNCTION; TAPE AND REEL
maximum descent time3 ns
Frequency Adjustment - MechanicalNO
frequency stability100%
Manufacturer's serial numberSG-8002JA
Installation featuresSURFACE MOUNT
Nominal operating frequency24 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS
Output load15 pF
physical size14.0mm x 8.65mm x 4.7mm
longest rise time3 ns
Maximum supply voltage5.5 V
Minimum supply voltage4.5 V
Nominal supply voltage5 V
surface mountYES
maximum symmetry60/40 %
Base Number Matches1
Crystal oscillator
Epson Toyocom
Product Number (please contact us)
CRYSTAL OSCILLATOR
PROGRAMMABLE
SG-8002JC: Q3307JCx1xxxx00
SG-8002JA: Q3306JAx1xxxx00
SG - 8002JC
/
JA
series
•Frequency
range
•Supply
voltage
•Function
•Thickness
:
1 MHz to 125 MHz
:
3.3 V / 5.0 V
:
Output enable(OE) or Standby(
ST
)
:
2.7 mm Max.(SG-8002JC)
:
4.7 mm Max.(SG-8002JA)
Package and pin compatible with SG-636 (SG-8002JC)
Package and pin compatible with SG-615 (SG-8002JA)
•Short
mass production lead time by PLL technology.
•SG-Writer
available to purchase.
Please contact Epson Toyocom or local sales representative.
Actual size
SG-8002JC
SG-8002JA
Specifications (characteristics)
Item
Output frequency range
Supply voltage
Temperature
range
Storage
temperature
Operating
temperature
Symbol
Specifications
*2
PT
/
ST
PH
/
SH
1 MHz to 125 MHz
-
-
4.5 V to 5.5 V
-55
°C
to +125
°C
PC
/
SC
-
V
CC
=4.5 V to 5.5 V
1 MHz to 125 MHz V
CC
=3.0 V to 3.6 V
1 MHz to 66.7 MHz V
CC
=2.7 V to 3.6 V
2.7 V to 3.6 V
Remarks
f
0
V
CC
T_stg
T_use
f_tol
(JC:-55
°C
to +100
°C)
-40
°C
to +85
°C
Store as bare product after unpacking
Refer to “Outline specifications” (Frequency range)
SG-8002JC:-20
°C
to +70
°C
Only
-20
°C
to +70
°C
-40
°C
to +85
°C
*3
(except SG-8002JC)
No load condition, Max. frequency
OE=GND(PT,PH,PC)
ST
=GND(ST,SH,SC)
CMOS load:50 % V
CC
level, Max. load condition
TTL load: 1.4 V level, Max. load condition
I
OH
=-16 mA(PT,ST,PH,SH),-8 mA(PC,SC)
I
OL
=16 mA(PT,ST,PH,SH), 8 mA(PC,SC)
f
0
90 MHz and Max. Supply voltage
Max. frequency and Max. Supply voltage
-20
°C
to +70
°C
(-40
°C
to +85
°C)
B:
±50 ×
10
-6
,C:
±100 ×
10
-6
M:
±100 ×
10
-6
Current consumption
I
CC
45 mA Max.
28 mA Max.
Disable current
I_dis
30 mA Max.
16 mA Max.
Stand-by current
I_std
50
µA
Max.
-
40 % to 60 %
Symmetry
*1
SYM
40% to 60%
-
High output voltage
V
OH
V
CC
-0.4 V Min.
Low output voltage
V
OL
0.4 V Max.
Output load condition (TTL)
*1
L_TTL
5TTL Max.
-
Output load condition (CMOS)
*1
L_CMOS
15pF Max.
Output enable /
V
IH
2.0 V Min.
70 % V
CC
Min.
ST
terminal or OE terminal
disable input voltage
V
IL
0.8 V Max.
20 % V
CC
Max.
-
3 ns Max.
CMOS load: 20 % V
CC
to 80 % V
CC
level
Rise time / Fall time
*1
t
r
/
t
f
4 ns Max.
-
TTL load: 0.4 V to 2.4 V level
10 ms Max.
Time at minimum supply voltage to be 0 s
Start-up time
t_str
±5 ×
10
-6
/ year Max.
+25
°C,
V
CC
=5.0 V/ 3.3 V (PC,SC) First year
Frequency aging
f_aging
*1
Operating temperature (-40
°C
to +85
°C),
the available frequency, symmetry and output load conditions, please refer to “Outline specifications” page.
Frequency tolerance
*2
*3
PLL-PLL connection & Jitter specification, please refer to “Jitter specifications and characteristics chart” page.
PT
/
ST and PH
/
SH for “M” tolerance will be available up to 55 MHz.(Unavailable “M” tolerance of SG-8002JC)
Checking possible by the Frequency Checking Program.
External dimensions
SG-8002JC
10.5 Max.
#4
#3
(Unit:mm)
Footprint (Recommended)
1.3
(Unit:mm)
SG-8002JC
Note.
OE Pin (PT, PH, PC)
OE pin = "H" or "open" : Specified frequency output.
OE pin = "L" : Output is high impedance.
ST pin (ST, SH, SC)
ST pin = "H" or "open" : Specified frequency output.
ST pin = "L" : Output is low level (weak pull - down),
oscillation stops.
2.1
4.6
5.08
1.3
E125.0000 C
2PH
#1
9357B
#2
5.0
5.8 Max.
0.51
5.08
0.05Min.
(1.0)
3.6
(1.0)
Pin map
Pin
Connection
1
OE or
ST
2
GND
3
OUT
4
V
CC
2.7 Max.
SG-8002JA
3.0
8.8
5.08
SG-8002JA
14.0 Max.
#4
#3
Metal may be exposed on the top or bottom of this product.
This will not affect any quality, reliability or electrical spec.
2PH
#1
9357B
#2
4.7 Max.
9.8 Max.
8.65
EPSON
100.0000 C
Pin map
Pin
Connection
1
OE or
ST
2
GND
3
OUT
4
V
CC
0.51
5.08
0.25
7.62
0.25Min.
To maintain stable operation, provide by-pass capacitor with more
than 0.1
µF
at a location as near as possible to the power source
terminal of the crystal products (between V
CC
- GND).
http://www.epsontoyocom.co.jp
Checksum error occurs when downloading OS with dnw
The downloaded print information is as follows: Enter your selection: u +TOC_Write -TOC_Write System ready! Preparing for download... OEMPreDownload Please send the Image through USB. Download BIN fil...
wangtengfei Embedded System
TE Online Classroom: Experts interpret the design trends of contemporary IoT smart antennas
Antennas play an important role in the development of the Internet of Things, especially in the "dialogue" between objects. The IoT ecosystem is increasingly calling for high-density, low-latency netw...
EEWORLD社区 Integrated technical exchanges
TD LC6311 dialing problem
Jan1 00:23:30 blackfin daemon.notice pppd[324]: pppd 2.4.4 started by root, uid 0 Jan1 00:23:31 blackfin local2.info chat[326]: abort on (BUSY) Jan1 00:23:31 blackfin local2.info chat[326]: abort on (...
xzhy Embedded System
FPGA cannot be reset after loading the program, please solve it! ! ! !
Has anyone encountered this situation: When running a running light on a newly made board to test whether the basic functions of the board are normal, the following situation occurs: the state of the ...
yangyang_l FPGA/CPLD
Suspension motion control system
[i=s]This post was last edited by paulhyde on 2014-9-15 09:49[/i] [size=12px]Suspension Motion Control System[/size]...
fqegeeer Electronics Design Contest
High Pass and Low Pass
See the picture: The high pass is formed by moving the feedback part of the low pass to the input part, and the function is realized: frequency compensation (input 200Hz. Peak-to-peak value 10v). A(f)...
结束是开始 Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 871  1731  412  2118  2221  18  35  9  43  45 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号