Philips Semiconductors
Product specification
Microcontrollers for PAL/SECAM TV
with OSD and VST
1
1.1
FEATURES
P80C51 CPU core
P8xCx66 family
•
80C51 8-bit CPU
•
64-kbyte Multiple Programming ROM (MTP ROM)
•
Two 16-bit timer/event counters
•
Crystal oscillator for system clock (up to 12 MHz)
•
12 source, 12 vector interrupt structure with two priority
levels
•
Enhanced architecture with:
– Non-page orientated instructions
– Direct addressing
– Four 8-byte RAM register banks
– Stack depth up to 128 bytes
– Multiply, divide, subtract and compare instructions.
1.2
P8xCx66 family
– 110 horizontal starting positions controlled by
software
– Character size: 4 different character sizes on a
line-by-line basis
– Character matrix: 12
×
18 with no spacing between
characters
– Foreground colours: 8 on a character-by-character
basis
– Background/shadowing modes: two primary modes -
TV mode and Frame mode on a frame basis. Each
primary mode has four sub-modes on a line basis:
Sub-mode 1: Superimpose (no background)
Sub-mode 2: North-West shadowing
Sub-mode 3: Box background
Sub-mode 4: Border shadowing
– Background colours: 8 on a word-by-word basis,
available in all four sub-modes
– Display RAM starting address is programmable; fast
switching between banks of display (RAM)
characters is possible through software control
– HSYNC driven PLL for OSD clock (4 to 12 MHz)
– Character blinking ratio: 1 : 1
– Character blinking frequency: programmable using
f
VSYNC
divisors of 32 and 64, on a character basis
– Flexible display format using the Carriage Return
code and the Space codes
– Display RAM address post incremented each time
new data is written into RAM
– Vertical jitter cancelling circuit to avoid unstable
VSYNC leading edge mismatch with HSYNC signal
– OSD meshing.
•
Power-on reset
•
Packages: SDIL42 (PLCC68 for piggy-back only)
•
Operating voltage: 4.5 to 5.5 V
•
Operating temperature:
−20
to +70
°C
•
System clock frequency: 4 to 12 MHz
•
OSD clock frequency: 4 to 12 MHz.
•
ROM/RAM: see Table 1
•
Pulse Width Modulated (PWM) outputs:
– One 14-bit PWM output for Voltage Synthesized
Tuning (VST)
– Eight 7-bit PWM outputs for analog controls.
•
3 Analog-to-Digital (ADC) inputs with 4-bit DAC and
comparator
•
LED driver port:
– All I/O port lines with 10 mA LED drive capability
(V
O
<1.0 V)
– Up to 5 LEDs can be driven at any one time.
•
Serial I/O:
– Multi-master I
2
C-bus interface
– Maximum I
2
C-bus frequency 400 kHz.
•
Watchdog timer
•
Improved EMC measures and slope controlled I/Os
•
OSD functions:
– Programmable VSYNC and HSYNC active levels
– Display RAM: 192
×
12 bits
– Display character fonts: 128 (126 customer fonts plus
2 reserved codes)
– 63 vertical starting positions controlled by software
1999 Mar 10
3
Philips Semiconductors
Product specification
Microcontrollers for PAL/SECAM TV
with OSD and VST
2
GENERAL DESCRIPTION
P8xCx66 family
The Philips 80C51 CPU is object code compatible with the
industry standard 80C51. All devices are manufactured in
an advanced CMOS technology.
The P8xCx66 family also function as arithmetic processors
having facilities for both binary and BCD arithmetic plus bit
handling capabilities. The instruction set consists of over
100 instructions: 49 one-byte, 46 two-byte and
16 three-byte. Multiply and divide instructions are
implemented by hardware with a cycle time of 4
µs
(f
CLK
= 12 MHz).
The term P8xCx66 is used throughout this data sheet to
refer to all family members; differences between devices
are highlighted in the text.
The P8xCx66 family consists of the following devices:
•
P83C266
•
P83C366
•
P83C566
•
P83C766
•
P87C766.
The P8xCx66 family are 80C51-based microcontrollers
designed for medium-high to high-end TV control
applications. The P8xCx66 devices incorporate many
unique features on-chip, giving them a competitive edge
over similar devices from other manufacturers.
Table 1
Memory structure for the different family members
MEMORY
ROM
RAM
EPROM
Main memory
Auxiliary RAM
3
ORDERING INFORMATION
P83C266
24 kbytes
512 bytes
−
256 bytes
256 bytes
P83C366
32 kbytes
512 bytes
−
256 bytes
256 bytes
P83C566
48 kbytes
1 kbyte
−
256 bytes
768 bytes
P83C766
64 kbytes
1 kbyte
−
256 bytes
768 bytes
−
P87C766
2 kbytes
64 kbytes
256 bytes
1792 bytes
PACKAGE
TYPE NUMBER
NAME
P83C266BDR
P83C366BDR
P83C366CBP
P83C566BDR
P83C766BDP
P87C766BDR
P87C766CBP
P83C366BDA
P83C566BDA
P83C766BDA
P87C766CBA
PLCC68
plastic leaded chip carrier; 68 leads
SOT188-2
SDIP42
DESCRIPTION
plastic shrink dual in-line package; 42 leads (600 mil)
VERSION
SOT270-1
1999 Mar 10
4
This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in
_white
to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in
white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader. white to force landscape pages to be ...
ook, full pagewidth
1999 Mar 10
VDDD VSSD
T1
(3)
T0
(3)
XTALIN
TWO 16-BIT
TIMER/
COUNTERS
(T0 AND T1)
CPU
RESET
8-BIT
WATCHDOG
TIMER
(T3)
XTALOUT
4
Philips Semiconductors
Microcontrollers for PAL/SECAM TV
with OSD and VST
BLOCK DIAGRAM
FB
B
G
R
VSYNC HSYNC
ROM
32 KBYTES
(1)
OR
EPROM
64 KBYTES
(2)
RAM
512 BYTES
(1)
OR
2 KBYTES
(2)
PLL
ON SCREEN DISPLAY
(OSD)
VDDA
VSSA
P8xCx66
8-bit internal bus
VPP
80C51 CORE
EXCLUDING
ROM/RAM
PARALLEL
I/O PORT
FUNCTION
COMBINED
PARALLEL
I/O PORTS
8
×
7-BIT
DACS
3
×
4-BIT
ADCS
I
2
C-BUS
INTERFACE
5
14-BIT DAC
6
internal
interrupts
MGL302
6
8
8
4
8
ADC1
(5)
external
interrupts
P0
P1
P3
P5
PWM0 to
PWM7
(4)
TPWM
(4)
ADC0
(5)
ADC2
(5)
SDA
(3)
SCL
(3)
P8xCx66 family
Product specification
(1) For the P83C366.
(2) For the P87C766.
(3) Alternative functions of Port 1.
(4) Alternative functions of Port 5, except PWM7 which is an alternative function of Port 3.
(5) Alternative functions of Port 3.
Fig.1 P83C366 and P87C766 block diagram.
京公网安备 11010802033920号
EEWORLD
