EEWORLDEEWORLDEEWORLD

Part Number

Search

SSB6CE061203

Description
20A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK
CategoryThe connector    terminals   
File Size113KB,2 Pages
ManufacturerTE Connectivity
Websitehttp://www.te.com
Download Datasheet Parametric View All

SSB6CE061203 Overview

20A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK

SSB6CE061203 Parametric

Parameter NameAttribute value
MakerTE Connectivity
Reach Compliance Codeunknown
ECCN codeEAR99
Other features94V-2, POLYPROPYLENE
Fastening methodSCREW
Manufacturer's serial numberSSB6
Installation typeBOARD
Number of layers1
Rows1
Number of channels6
Rated current20 A
Rated voltage300 V
safety certificateUL; CSA
Terminal and terminal strip typesBARRIER STRIP TERMINAL BLOCK
Wire gauge12 AWG
Base Number Matches1
EVC entry-level questions
According to the evc programming textbook, when creating a new project, there should be 3 tabs: files, projects, workspaces. But why do I only have the files option?? My steps are files->new project o...
wtu8924 Embedded System
Classic dual-core ARM bare metal development, SMP routines
I have been using Cyclone V for a long time, but I still don't know how to develop SMP bare-metal programs for two ARM cores. I searched for a long time over the Internet before I found an example, so...
zhuyue0414 FPGA/CPLD
Just a quick question: Is there anyone here that makes Elan microcontrollers?
I used to make Hetai MCU, but now I have changed to Elan EM78P5840. If anyone is familiar with it, please give me some pointers. I will keep it in mind! Thanks a lot!...
jxb01033016 MCU
Is there any expert who can give me some advice on how to make a perpetual calendar with MSP430F5529?
Is there any master who can guide me to make a perpetual calendar with MSP430F5529? Time is a bit tight. Can a master help me? Thank you very much....
一懒众衫小 Microcontroller MCU
FPGA controls 12864 LCD display
[i=s] This post was last edited by paulhyde on 2014-9-15 03:59 [/i] FPGA Control 12864 LCD Display...
495277071 Electronics Design Contest
Capturing the rising edge of the external signal, the modelsim simulation always has a red line
Use FPGA to capture the rising and falling edges of an external signal, and use modelsim to simulate. The result is always as shown in the figure. The capture object is fsmc_cs, pos_cs and neg_cs are ...
Maxwell_CZH FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2784  2141  2114  2097  581  57  44  43  12  55 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号