EEWORLDEEWORLDEEWORLD

Part Number

Search

8FV40-FREQ/TBW2-N/N

Description
Cavity BPF, 8 Section(s) Min, 8 Section(s) Max, 2000MHz Min, 3000MHz Max
CategoryAnalog mixed-signal IC    filter   
File Size549KB,12 Pages
ManufacturerDover Corporation
Download Datasheet Parametric View All

8FV40-FREQ/TBW2-N/N Overview

Cavity BPF, 8 Section(s) Min, 8 Section(s) Max, 2000MHz Min, 3000MHz Max

8FV40-FREQ/TBW2-N/N Parametric

Parameter NameAttribute value
MakerDover Corporation
Reach Compliance Codeunknown
Other featuresTHREE DB BANDWIDTH
filter typeCAVITY BPF
maximum frequency3000 MHz
minimum frequency2000 MHz
input connectorN FEMALE
Input/output impedance50 OHM
Manufacturer's serial numberFV40
Installation typePANEL MOUNT
Number of partitions-max8
Number of partitions - minimum8
Maximum operating temperature85 °C
Minimum operating temperature-55 °C
Output connectorN FEMALE
voltage standing wave ratio1.5
Base Number Matches1
E There are good books in the gold mine. Read one.
I won’t say much, just look at the picture and you will know....
dongguanze Talking
How to set the coordinate mapping method in EVC
The coordinate mapping method in vc++ can be set directly through SetMapMade(), but EVC drawing cannot. How can I solve this problem? ? ? Thank you...
nwuwmz Embedded System
Principles and requirements for the 2009 National Undergraduate Electronic Design Competition
[i=s]This post was last edited by paulhyde on 2014-9-15 09:30[/i][b][font=华文中宋][size=16pt][font=宋体]I. Principles and requirements of proposition[/font][/size][/font][/b] [font=宋体][font=新宋体-18030][size...
open82977352 Electronics Design Contest
A small problem in the FPGA course design, please help me take a look...
Recently, the teacher assigned a course design to realize a music jukebox using FPGA. Store 3 music scores in ROM, and then switch songs by pressing buttons. The specific requirements are as follows: ...
panxiao FPGA/CPLD
In the ECG common mode rejection ratio test, why is a 20Vrms/50Hz sinusoidal signal selected as the test signal?
As the title says, I have looked at the common mode rejection ratio test schemes of YY1139 and IEC60601-2-25 before. I don’t quite understand why the 20Vrms/50Hz sine test signal is selected. I would ...
dswu233 Analog electronics
Does anyone have experience in applying for "software copyright"? Is there a format for the design description?
Does anyone have experience in applying for "software copyright"? Is there a format for the design description?...
蓝雨夜 Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1463  464  2397  808  885  30  10  49  17  18 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号