EEWORLDEEWORLDEEWORLD

Part Number

Search

531KB606M000DGR

Description
CMOS/TTL Output Clock Oscillator, 606MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531KB606M000DGR Overview

CMOS/TTL Output Clock Oscillator, 606MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531KB606M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency606 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage1.89 V
Minimum supply voltage1.71 V
Nominal supply voltage1.8 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Problems with ToolBar docking position
Create a TOOLBAR resource by yourself, and then add the following code to the OnCreate() function in MainFrame: if(!m_newToolBar.CreateEx(this) || !m_newToolBar.LoadToolBar(IDR_TOOLBAR1) ) { TRACE0("F...
f14tomcat_2001 Embedded System
iMX6ULL small size 40*29mm core board - frame diagram, core board hardware design description, schematic diagram and many other materials are provided for you!
NXP i.MX6ULL extends the i.MX6 series. It is a high-performance, ultra-efficient, low-cost processor sub-series that uses the advanced ARM Cortex-A7 core and runs at up to 800MHz. The i.MX6ULL applica...
小螃蟹呀 ARM Technology
Urgent!!! About countdown board design
Dear experts, I can't design the countdown card for 14 people. I don't know which 14 people they are. Thank you in advance!!...
zlywheng Embedded System
Since T0 is the timer specified by 51, it should not be possible to define it as a global variable, but it can be defined. What's going on?
Since T0 is a timer specified by 51, it should not be possible to define it as a global variable, but it can be defined. Why? $ep T0 EQU 13 LF EQU 10 PUBLIC START SAMP SEGMENT CODE ;ssfs RSEG SAMP STA...
meiwenbin Embedded System
Alcohol testing module attached to GPS, MP3 and other related products
GPS, MP3, MP4 or other related products add alcohol testing function. Now our company has specially designed and developed a 10mm square module. It can be realized by only changing a few software and ...
tyh105 Automotive Electronics
Request a CPLD Development Board Schematic!
I would like to ask you to give me a simple CPLD development board schematic. I want to learn hardware circuits and CPLD minimum systems. Please send it to [email]sxfyzhengtao@sina.com[/email] Thank y...
简小韬韬 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1267  793  1060  449  2108  26  16  22  10  43 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号