EEWORLDEEWORLDEEWORLD

Part Number

Search

JDLGCKTN-6.176MHZ

Description
CMOS Output Clock Oscillator, 6.176MHz Nom, HERMETICALLY SEALED, CERAMIC, SO-6
CategoryPassive components    oscillator   
File Size71KB,2 Pages
ManufacturerVectron International, Inc.
Websitehttp://www.vectron.com/
Environmental Compliance  
Download Datasheet Parametric View All

JDLGCKTN-6.176MHZ Overview

CMOS Output Clock Oscillator, 6.176MHz Nom, HERMETICALLY SEALED, CERAMIC, SO-6

JDLGCKTN-6.176MHZ Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerVectron International, Inc.
Reach Compliance Codecompliant
Maximum control voltage3 V
Minimum control voltage
maximum descent time5 ns
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate50 ppm
JESD-609 codee4
linearity10%
Manufacturer's serial numberJ
Installation featuresSURFACE MOUNT
Nominal operating frequency6.176 MHz
Maximum operating temperature70 °C
Minimum operating temperature
Oscillator typeCMOS
physical size13.97mm x 8.89mm x 3.47mm
longest rise time5 ns
Maximum supply voltage3.6 V
Minimum supply voltage3 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry40/60 %
Terminal surfaceGold (Au) - with Nickel (Ni) barrier
Base Number Matches1
Voltage Controlled Crystal Oscillators (VCXO’s)
J-Type CMOS Output Option
Description:
The J-Type CMOS output option
is a high reliability CMOS VCXO, ASIC based and
available in a 6 or 4 pin J-Lead ceramic package.
Features:
• Output Frequencies from 1.024 MHz to 77.76 MHz
• 3.3 or 5.0 volt options
• Small 14mm x 9mm J-Lead Package
• Low phase noise and custom options
• 0/70°C or –40/85°C operating temperature
• Tri-state output (CMOS)
Performance Characteristics
Parameter
Center Frequency,
see ordering information
Supply Voltage , +5.0 volt option
+3.3 volt option
1
Symbol
f
o
Minimum
1.024
4.5
3.0
Typical
Maximum
77.760
Unit
MHz
Vdc
Vdc
V
V
5.0
3.3
5.5
3.6
7
Maximum Supply Voltage
Supply Current (frequency dependent)
Output Level High
Output Level Low
Output Rise and Fall Time
Symmetry (Duty Cycle )
2
10 mA +0.25 mA per MHz, typical
V
OH
V
OL
tR/tF
SYM
T
OP
0.8*Vcc
-
-
45/55 or 40/60
0/70, -40/85
3
<0.5
APR
±50, ±100
0.1*Vcc
5
V
ns
%
°C
ps
ps
ppm
Operating Temperature, see ordering info
RMS Jitter, Output = 12.0-77.760 MHz
RMS Jitter, Output = 12.0 -77.760 MHz,
Band = 12.0 kHz to 20 MHz
Absolute Pull Range over the operating
temperature range, aging and power supply.
Vc= 0.5 to 4.5 supply or 0.3 to 3.0V at 3.3V
supply.
See ordering information for options
Control Range
Gain Transfer:
(Frequency vs. Control Voltage)
Control Input Leakage
Control Voltage Modulation Bandwidth
Storage Temperature
Soldering Temp./Time
Package Size
0
KV
I
L
BW
T
S
T
LS
-55
-
10
-
-
14 x 9 x 4.5 mm
Positive
V
DD
1
125
220/10
uA
kHz
°C
°C/s
1. Power supply bypass is required and a 0.1uF in parallel with a 0.01uF high frequency capacitor is recommended.
2. Duty cycle is defined as on-time versus period at 1.4V for TTL and 2.5V for CMOS (5 volt supply) and at 1.65 V for CMOS
(3.3 volt operation)
Vectron International • 267 Lowell Road, Hudson, NH 03051 • Tel: 1-88-VECTRON-1 • Web: www.vectron.com
12
51 MCU C language development detailed CD
The CD is a companion CD to the book "Detailed Explanation of 51 Single-Chip Microcomputer C Language Development", which contains PPTs made from excerpts from each chapter of the book and the source ...
hookyy 51mcu
Family background
In the era of Chairman Mao, people walking on the street would be pulled out at any time to sing quotations from the emperor, and asked about their family background, personal composition, etc., so ev...
onele Talking
【R7F0C809】Study Notes 3 - Temperature Recorder
[size=6]Build the development environment[/size] 1> Install the development environment CubeSuitePlus_Package_V20200 2> Copy the folder Device_Custom in the r7f0c809_dif compressed file to the root di...
lansebuluo Renesas Electronics MCUs
About the problem of using sdio wifi (mavell 8686 chip) in pxa270 wince5.0 system
Use the sdio interface to connect the wifi card. The system can detect the wifi card and complete MrvDrvInitialize. After the wifi setting dialog box pops up, the AP can be detected, but it can never ...
ccccwoele Embedded System
Design of large LED display system based on FPGA+MCU
The traditional large-scale LED display system uses MCU, ARM or PLD as the core control chip. The LED display control system with FPGA as the core is relatively complex to design and implement, and ne...
led2015 FPGA/CPLD
Design principles of ultra-low power electronic circuit systems
The rise of battery-powered circuits represented by mobile phones has ushered in a new era for portable instruments. Ultra-low power circuit systems (including ultra-low power power supplies, single-c...
黑衣人 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2105  1669  415  934  1641  43  34  9  19  13 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号