TC74HCT273AP/AF
TOSHIBA CMOS Digital Integrated Circuit
Silicon Monolithic
TC74HCT273AP,TC74HCT273AF
Octal D-Type Flip Flop with Clear
The TC74HCT273A is a high speed CMOS OCTAL D-TYPE
FLIP FLOP fabricated with silicon gate C
2
MOS technology.
It achieves the high speed operation similar to equivalent
LSTTL while maintaining the CMOS low power dissipation.
Their inputs are compatible with TTL, NMOS, and CMOS
output voltage levels.
Information signals applied to D inputs are transferred to the
Q outputs on the positive going edge of the clock pulse.
When the
CLR
input is held “L”, the Q outputs are at a low
logic level independent of the other inputs.
All inputs are equipped with protection circuits against static
discharge or transient excess voltage.
TC74HCT273AP
TC74HCT273AF
Features
•
•
•
•
•
•
•
•
High speed: f
max
= 90 MHz (typ.) at V
CC
= 5 V
Low power dissipation: I
CC
= 4
μA
(max) at Ta = 25°C
Compatible with TTL outputs: V
IH
= 2.0 V (min)
V
IL
= 0.8 V (max)
Wide interfacing ability: LSTTL, NMOS, CMOS
Output drive capability: 10 LSTTL loads
Symmetrical output impedance: |I
OH
| = I
OL
= 4 mA (min)
Balanced propagation delays: t
pLH
∼
t
pHL
−
Pin and function compatible with 74LS273
Weight
DIP20-P-300-2.54A
SOP20-P-300-1.27A
: 1.30 g (typ.)
: 0.22 g (typ.)
Pin Assignment
1
2007-10-01
TC74HCT273AP/AF
IEC Logic Symbol
Truth Table
Inputs
Output
CK
X
Q
L
L
H
Qn
CLR
L
H
H
H
D
X
L
H
X
Function
Clear
⎯
⎯
No Change
X: Don’t care
System Diagram
2
2007-10-01
TC74HCT273AP/AF
Absolute Maximum Ratings (Note 1)
Characteristics
Supply voltage range
DC input voltage
DC output voltage
Input diode current
Output diode current
DC output current
DC V
CC
/ground current
Power dissipation
Storage temperature
Symbol
V
CC
V
IN
V
OUT
I
IK
I
OK
I
OUT
I
CC
P
D
T
stg
Rating
−0.5~7
−0.5~V
CC
+
0.5
−0.5~V
CC
+
0.5
±20
±20
±25
±50
500 (DIP) (Note 2)/180 (SOP)
−65~150
Unit
V
V
V
mA
mA
mA
mA
mW
°C
Note 1: Exceeding any of the absolute maximum ratings, even briefly, lead to deterioration in IC performance or
even destruction.
Using continuously under heavy loads (e.g. the application of high temperature/current/voltage and the
significant change in temperature, etc.) may cause this product to decrease in the reliability significantly
even if the operating conditions (i.e. operating temperature/current/voltage, etc.) are within the absolute
maximum ratings and the operating ranges.
Please design the appropriate reliability upon reviewing the Toshiba Semiconductor Reliability Handbook
(“Handling Precautions”/“Derating Concept and Methods”) and individual reliability data (i.e. reliability test
report and estimated failure rate, etc).
Note 2: 500 mW in the range of Ta
= −40~65°C.
From Ta
=
65 to 85°C a derating factor of
−10
mW/°C shall be
applied until 300 mW.
Operating Ranges (Note)
Characteristics
Supply voltage
Input voltage
Output voltage
Operating temperature
Input rise and fall time
Symbol
V
CC
V
IN
V
OUT
T
opr
t
r
, t
f
Rating
4.5~5.5
0~V
CC
0~V
CC
−40~85
0~500
Unit
V
V
V
°C
ns
Note:
The operating ranges must be maintained to ensure the normal operation of the device.
Unused inputs must be tied to either VCC or GND.
Electrical Characteristics
DC Characteristics
Test Condition
Characteristics
High-level input
voltage
Low-level input
voltage
High-level output
voltage
Low-level output
voltage
Input leakage
current
Quiescent supply
current
Symbol
V
CC
(V)
⎯
⎯
I
OH
= −20 μA
V
IN
=
V
IH
or
I
OH
= −4
mA
V
IL
I
OL
=
20
μA
V
IN
=
V
IH
or
I
OL
=
4 mA
V
IL
V
IN
=
V
CC
or GND
V
IN
=
V
CC
or GND
Per input: V
IN
=
0.5 V or 2.4 V
Other input: V
CC
or GND
4.5~
5.5
4.5~
5.5
4.5
4.5
4.5
4.5
5.5
5.5
5.5
Min
2.0
⎯
4.4
4.18
⎯
⎯
⎯
⎯
⎯
Ta
=
25°C
Typ.
⎯
⎯
4.5
4.31
0.0
0.17
⎯
⎯
⎯
Max
⎯
0.8
⎯
⎯
0.1
0.26
±0.1
4.0
2.0
Ta
= −40~85°C
Min
2.0
⎯
4.4
4.13
⎯
⎯
⎯
⎯
⎯
Max
⎯
0.8
⎯
⎯
0.1
0.33
±1.0
40.0
2.9
Unit
V
IH
V
IL
V
OH
V
V
V
V
OL
I
IN
I
CC
I
C
V
μA
μA
mA
3
2007-10-01
TC74HCT273AP/AF
Timing Requirements
(input: t
r
=
t
f
=
6 ns)
Characteristics
Symbol
Test Condition
V
CC
(V)
Minimum pulse width
(CK)
Minimum pulse width
(
CLR )
t
W (L)
t
W (H)
⎯
4.5
5.5
Ta
=
25°C
Typ.
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
Limit
15
14
Ta
=
−40
~85°C
Limit
19
17
ns
Unit
t
W (L)
⎯
4.5
5.5
4.5
5.5
4.5
5.5
4.5
5.5
4.5
5.5
15
14
10
10
5
10
10
9
30
35
19
17
13
13
6
13
13
12
24
28
ns
Minimum set-up time
t
s
⎯
ns
Minimum hold time
Minimum removal time
(
CLR
)
Clock frequency
t
h
⎯
ns
t
rem
⎯
ns
f
⎯
MHz
AC Characteristics
(C
L
=
15 pF, V
CC
=
5 V, Ta
=
25°C, input: t
r
=
t
f
=
6 ns)
Characteristics
Output transition time
Propagation delay time
(CK-Q)
Propagation delay time
(
CLR
-Q)
Maximum clock frequency
Symbol
t
TLH
t
THL
t
pLH
t
pHL
t
pHL
t
pHL
f
max
Test Condition
⎯
Min
⎯
Typ.
4
Max
8
Unit
ns
⎯
⎯
15
25
ns
⎯
⎯
⎯
18
90
28
⎯
ns
MHz
40
4
2007-10-01
TC74HCT273AP/AF
AC Characteristics
(C
L
=
50 pF, input: t
r
=
t
f
=
6 ns)
Test Condition
Characteristics
Symbol
t
TLH
t
THL
t
pLH
t
pHL
t
pLH
t
pHL
f
max
C
IN
C
PD
(Note)
V
CC
(V)
⎯
Ta
=
25°C
Min
⎯
⎯
⎯
⎯
⎯
⎯
Ta
= −
40~85°C
Max
15
14
30
27
32
29
⎯
⎯
Typ.
9
8
19
17
22
18
71
81
5
29
Min
⎯
⎯
⎯
⎯
⎯
⎯
Max
19
18
38
34
40
36
⎯
⎯
Unit
Output transition time
Propagation delay
time
(CK-Q)
Propagation delay
time
( CLR -Q)
Maximum clock
frequency
Input capacitance
Power dissipation
capacitance
4.5
5.5
4.5
5.5
4.5
5.5
4.5
5.5
⎯
⎯
ns
⎯
ns
⎯
ns
⎯
30
35
⎯
⎯
24
28
⎯
⎯
MHz
pF
pF
10
⎯
10
⎯
Note:
C
PD
is defined as the value of the internal equivalent capacitance which is calculated from the operating
current consumption without load.
Average operating current can be obtained by the equation:
I
CC
(opr)
=
C
PD
½V
CC
½f
IN
+
I
CC
/8 (per flip flop)
And the total C
PD
when n pcs. of flip flop operate can be gained by the following equation:
C
PD
(total)
=
18
+
11½n
5
2007-10-01
京公网安备 11010802033920号
EEWORLD
