MDFDPGM-TTL-10-70G datasheet, PDF

MDFDPGM-TTL-10-70G: DescriptionPulse Generator Delay Line, 1-Func, 1-Tap, True Output, TTL, GULLWING, MODULE-8/4; Categorylogic logic; File Size1MB，2 Pages; ManufacturerEngineered Components Co.

Download Datasheet Parametric View All

MDFDPGM-TTL-10-70G Overview

Pulse Generator Delay Line, 1-Func, 1-Tap, True Output, TTL, GULLWING, MODULE-8/4

Parameter Name	Attribute value
Maker	Engineered Components Co.
Parts packaging code	SOIC
package instruction	SOP,
Contacts	4
Reach Compliance Code	unknown
Other features	OUTPUT PULSE WIDTH TOL. = +-2NS; TYP. ICC = 30MA; MAX RISE TIME CAPTURED
series	F
Input frequency maximum value (fmax)	6.25 MHz
JESD-30 code	R-XDSO-G4
length	12.7 mm
Logic integrated circuit type	PULSE GENERATOR DELAY LINE
Number of functions	1
Number of taps/steps	1
Number of terminals	4
Maximum operating temperature	70 °C
Minimum operating temperature
Output polarity	TRUE
Package body material	UNSPECIFIED
encapsulated code	SOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
programmable delay line	NO
Certification status	Not Qualified
Maximum seat height	7.239 mm
Maximum supply voltage (Vsup)	5.25 V
Minimum supply voltage (Vsup)	4.75 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	TTL
Temperature level	COMMERCIAL
Terminal form	GULL WING
Terminal pitch	2.54 mm
Terminal location	DUAL
Total delay nominal (td)	10 ns
width	10.795 mm
Base Number Matches	1

What is the job search situation like this year?: What is the job search situation like this year?...; 阿中 Talking about work

[Social Recruitment] [Campus Recruitment] China Electronics Technology Group Corporation Recruitment for Embedded Software Development: Can solve Beijing Hukou China Electronics Technology Group Recruitment [Company Profile] The first underwater robot team of China Electronics Technology Group (CETC) has been developing for more than ...; qqylv Recruitment

Quartus Parallel to Serial: The code is as follows: always @(negedge clk or negedge rst_n) begin if(!rst_n) begin address <= 1'b0; end else begin if(start) begin address <= addr_reg[3]; address_reg[3:1] <= address_reg[2:0]; end ...; hzdzkjly FPGA/CPLD

Some chapters of a good book "Thermal Design in a Funny Way": [i=s]This post was last edited by qwqwqw2088 on 2015-6-16 10:05[/i] "Laughing about Thermal Design"[color=#000][font=Arial,]The author abandoned the traditional formula derivation and simulation test ...; qwqwqw2088 Analogue and Mixed Signal

Transfer: See how switching power supply manufacturers cheat people: I took the host apart to clean the dust, and thought I might as well clean the power supply. After taking it apart, I felt that something was wrong with the PFC, so I took it apart to have a look. Sin...; LED123 Power technology

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components