EEWORLDEEWORLDEEWORLD

Part Number

Search

MDFDPGM-TTL-10-70G

Description
Pulse Generator Delay Line, 1-Func, 1-Tap, True Output, TTL, GULLWING, MODULE-8/4
Categorylogic    logic   
File Size1MB,2 Pages
ManufacturerEngineered Components Co.
Download Datasheet Parametric View All

MDFDPGM-TTL-10-70G Overview

Pulse Generator Delay Line, 1-Func, 1-Tap, True Output, TTL, GULLWING, MODULE-8/4

MDFDPGM-TTL-10-70G Parametric

Parameter NameAttribute value
MakerEngineered Components Co.
Parts packaging codeSOIC
package instructionSOP,
Contacts4
Reach Compliance Codeunknown
Other featuresOUTPUT PULSE WIDTH TOL. = +-2NS; TYP. ICC = 30MA; MAX RISE TIME CAPTURED
seriesF
Input frequency maximum value (fmax)6.25 MHz
JESD-30 codeR-XDSO-G4
length12.7 mm
Logic integrated circuit typePULSE GENERATOR DELAY LINE
Number of functions1
Number of taps/steps1
Number of terminals4
Maximum operating temperature70 °C
Minimum operating temperature
Output polarityTRUE
Package body materialUNSPECIFIED
encapsulated codeSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE
programmable delay lineNO
Certification statusNot Qualified
Maximum seat height7.239 mm
Maximum supply voltage (Vsup)5.25 V
Minimum supply voltage (Vsup)4.75 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyTTL
Temperature levelCOMMERCIAL
Terminal formGULL WING
Terminal pitch2.54 mm
Terminal locationDUAL
Total delay nominal (td)10 ns
width10.795 mm
Base Number Matches1
What is the job search situation like this year?
What is the job search situation like this year?...
阿中 Talking about work
[Social Recruitment] [Campus Recruitment] China Electronics Technology Group Corporation Recruitment for Embedded Software Development
Can solve Beijing Hukou China Electronics Technology Group Recruitment [Company Profile] The first underwater robot team of China Electronics Technology Group (CETC) has been developing for more than ...
qqylv Recruitment
Quartus Parallel to Serial
The code is as follows: always @(negedge clk or negedge rst_n) begin if(!rst_n) begin address <= 1'b0; end else begin if(start) begin address <= addr_reg[3]; address_reg[3:1] <= address_reg[2:0]; end ...
hzdzkjly FPGA/CPLD
Some chapters of a good book "Thermal Design in a Funny Way"
[i=s]This post was last edited by qwqwqw2088 on 2015-6-16 10:05[/i] "Laughing about Thermal Design"[color=#000][font=Arial,]The author abandoned the traditional formula derivation and simulation test ...
qwqwqw2088 Analogue and Mixed Signal
PROTEL tutorial.
PROTEL tutorial....
fighting PCB Design
Transfer: See how switching power supply manufacturers cheat people
I took the host apart to clean the dust, and thought I might as well clean the power supply. After taking it apart, I felt that something was wrong with the PFC, so I took it apart to have a look. Sin...
LED123 Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 611  2118  332  220  1783  13  43  7  5  36 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号