MDFDPGM-TTL-15-20T datasheet, PDF

MDFDPGM-TTL-15-20T: DescriptionPulse Generator Delay Line, 1-Func, 1-Tap, True Output, TTL, TUCKED LEAD, MODULE-8/4; Categorylogic logic; File Size1MB，2 Pages; ManufacturerEngineered Components Co.

Download Datasheet Parametric View All

MDFDPGM-TTL-15-20T Overview

Pulse Generator Delay Line, 1-Func, 1-Tap, True Output, TTL, TUCKED LEAD, MODULE-8/4

Parameter Name	Attribute value
Maker	Engineered Components Co.
Parts packaging code	SOIC
package instruction	SOL,
Contacts	4
Reach Compliance Code	unknown
Other features	OUTPUT PULSE WIDTH TOL. = +-1NS; TYP. ICC = 30MA; MAX RISE TIME CAPTURED
series	F
Input frequency maximum value (fmax)	14.2857 MHz
JESD-30 code	R-XDSO-L4
length	12.7 mm
Logic integrated circuit type	PULSE GENERATOR DELAY LINE
Number of functions	1
Number of taps/steps	1
Number of terminals	4
Maximum operating temperature	70 °C
Minimum operating temperature
Output polarity	TRUE
Package body material	UNSPECIFIED
encapsulated code	SOL
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
programmable delay line	NO
Certification status	Not Qualified
Maximum seat height	7.239 mm
Maximum supply voltage (Vsup)	5.25 V
Minimum supply voltage (Vsup)	4.75 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	TTL
Temperature level	COMMERCIAL
Terminal form	L BEND
Terminal pitch	2.54 mm
Terminal location	DUAL
Total delay nominal (td)	15 ns
width	10.795 mm
Base Number Matches	1

Regarding coupling capacitors: Can electrolytic capacitors be used for C1 and C2 in the figure? Why do I feel that the input AC signal cannot be fully coupled? Can't electrolytic capacitors only be charged in the forward direction?...; sabertan Discrete Device

The entrepreneurial life of a distributor boss: Although we cannot change the system, nor can we necessarily change others, we can change ourselves, because no one can stop us from making progress. If we fail or get frustrated, we can only blame ou...; eeleader Talking about work

Using mind maps to learn AVR microcontrollers: [url=http://cache.ourdev.cn/bbs_upload800938/files_24/ourdev_523965.gif][/url][img]http://cache.ourdev.cn/bbs_upload800938/files_24/ourdev_523965.gif[/img]...; fjjwwb123456 Embedded System

Help with the design of series DC regulated power supply: [i=s]This post was last edited by paulhyde on 2014-9-15 09:42[/i] 1. Design of series DC regulated power supply Design requirements (1) Output DC voltage, continuously adjustable (3V~12V); (2) Output ...; clj2811 Electronics Design Contest

How to open ccs3.3 with ccs6.0: asm2000.exe experienced a segmentation fault while processing section .text file .. What should I do if this error occurs: Sad:...; 柏兮落落 DSP and ARM Processors

Altera announced today that Audi's advanced driver assistance system (ADAS) has selected its SoC for mass production.: Altera Corporation (NASDAQ: ALTR) today announced that Audi has selected its SoC field-programmable gate array (FPGA) for mass production of its advanced driver assistance system (ADAS). Audi, a leade...; lelee007 FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components