MDFDPGM-TTL-15-6J datasheet, PDF

MDFDPGM-TTL-15-6J: DescriptionPulse Generator Delay Line, 1-Func, 1-Tap, True Output, TTL, J LEAD, MODULE-8/4; Categorylogic logic; File Size1MB，2 Pages; ManufacturerEngineered Components Co.

Download Datasheet Parametric View All

MDFDPGM-TTL-15-6J Overview

Pulse Generator Delay Line, 1-Func, 1-Tap, True Output, TTL, J LEAD, MODULE-8/4

Parameter Name	Attribute value
Maker	Engineered Components Co.
Parts packaging code	SOIC
package instruction	SOJ,
Contacts	4
Reach Compliance Code	unknown
Other features	OUTPUT PULSE WIDTH TOL. = +-1NS; TYP. ICC = 30MA; MAX RISE TIME CAPTURED
series	F
Input frequency maximum value (fmax)	23.8095 MHz
JESD-30 code	R-XDSO-J4
length	12.7 mm
Logic integrated circuit type	PULSE GENERATOR DELAY LINE
Number of functions	1
Number of taps/steps	1
Number of terminals	4
Maximum operating temperature	70 °C
Minimum operating temperature
Output polarity	TRUE
Package body material	UNSPECIFIED
encapsulated code	SOJ
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
programmable delay line	NO
Certification status	Not Qualified
Maximum seat height	7.239 mm
Maximum supply voltage (Vsup)	5.25 V
Minimum supply voltage (Vsup)	4.75 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	TTL
Temperature level	COMMERCIAL
Terminal form	J BEND
Terminal pitch	2.54 mm
Terminal location	DUAL
Total delay nominal (td)	15 ns
width	10.795 mm
Base Number Matches	1

Received the j-link and posted it on Instagram. Thanks to Xiaochuan for the support.: [i=s]This post was last edited by paulhyde on 2014-9-15 03:29[/i] [font=新宋体][size=4]Preliminary test shows that it is very easy to use, with fast download speed. The key is that it is MINI, which make...; 绝影_ Electronics Design Contest

How to constrain this clock in ISE: I have a generator clock in my design. How can I constrain this clock in ISE?...; blink FPGA/CPLD

Primary Questions: I am using the s3c2410 experiment box. The experiment guide says to connect the experiment box to the power supply and then disconnect the jp8. The LCD screen will show a picture. I press this to do i...; tom_peng Embedded System

The Growth Path of a Logic Engineer - Introduction: [align=left]Recently, the logic group has a lot of tasks and insufficient manpower, so we have recruited some new employees. Recently, I have also interviewed many people from various industries and c...; yifeilw FPGA/CPLD

Requesting a very detailed design process for the design of a wet LED cross-current source: Dear experts, can anyone share the design documents of cross-flow source so that I can learn from it? Thank you! !...; king-ren Power technology

Help: STC12LE5404AD cannot be reset externally, what is the reason? Thank you!: Question: Every time I press the reset button on the STC12LE5404AD, I get the same status (e.g. the digital tube always displays 8 every time I press the reset button). Does this mean that my reset is...; lnb19850110 Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components