EEWORLDEEWORLDEEWORLD

Part Number

Search

5962F15172QXA

Description
OTP ROM, 32KX8, 65ns, CMOS, 0.490 X 0.740 INCH, 0.050 INCH PITCH, DFP-28
Categorystorage    storage   
File Size96KB,10 Pages
ManufacturerCobham Semiconductor Solutions
Download Datasheet Parametric View All

5962F15172QXA Overview

OTP ROM, 32KX8, 65ns, CMOS, 0.490 X 0.740 INCH, 0.050 INCH PITCH, DFP-28

5962F15172QXA Parametric

Parameter NameAttribute value
MakerCobham Semiconductor Solutions
Parts packaging codeDFP
package instructionDFP,
Contacts28
Reach Compliance Codeunknown
ECCN codeEAR99
Maximum access time65 ns
JESD-30 codeR-XDFP-F28
JESD-609 codee0
memory density262144 bit
Memory IC TypeOTP ROM
memory width8
Number of functions1
Number of terminals28
word count32768 words
character code32000
Operating modeASYNCHRONOUS
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
organize32KX8
Package body materialUNSPECIFIED
encapsulated codeDFP
Package shapeRECTANGULAR
Package formFLATPACK
Parallel/SerialPARALLEL
Certification statusNot Qualified
Filter levelMIL-PRF-38535 Class Q
Maximum seat height2.921 mm
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelMILITARY
Terminal surfaceTIN LEAD
Terminal formFLAT
Terminal pitch1.27 mm
Terminal locationDUAL
total dose300k Rad(Si) V
width12.446 mm
Base Number Matches1
Standard Products
UT28F256LVQL Radiation-Hardened 32K x 8 PROM
Data Sheet
June 2005
www.aeroflex.com/radhard
FEATURES
Programmable, read-only, asynchronous, radiation-
hardened, 32K x 8 memory
- Supported by industry standard programmer
65ns maximum address access time (-55
+125
o
C)
Three-state data bus
Low operating and standby current
- Operating: 50.0mA maximum @15.4MHz
Derating: 1.7mA/MHz
- Standby: 1.0mA maximum (post-rad)
Radiation-hardened process and design; total dose
irradiation testing to MIL-STD-883, Method 1019
-
-
-
-
-
Total dose: 100Krad to 1Megarad(Si)
LET
TH
(0.25) ~ 40 MeV-cm
2
/mg
SEL Immune >110 MeV-cm
2
/mg
Saturated Cross Section cm
2
per bit, 2E-6
4E-4 errors/device-day, Adams 90% geosynchronous
heavy ion
o
C
QML Q & V compliant part
- AC and DC testing at factory
No post-program conditioning required
to
Packaging options:
- 28-lead 50-mil center flatpack (0.490 x 0.74)
V
DD
: 3.0Vto 3.6V
Standard Microcircuit Drawing 5962-01517
PRODUCT DESCRIPTION
The UT28F256LVQL amorphous silicon ViaLink
TM
PROM is
a high performance, asynchronous, radiation-hardened, 32K x 8
programmable memory device. The UT28F256LVQL PROM
features fully asychronous operation requiring no external clocks
or timing strobes. An advanced radiation-hardened twin-well
CMOS process technology is used to implement the
UT28F256LVQL. The combination of radiation-hardness, fast
access time, and low power consumption make the
UT28F256LQL ideal for high speed systems designed for
operation in radiation environments.
A(14:0)
DECODER
MEMORY
ARRAY
SENSE AMPLIFIER
CE
PE
OE
PROGRAMMING
CONTROL
LOGIC
DQ(7:0)
Figure 1. PROM Block Diagram
1
I copied the schematic to Word and then converted it to PDF, but the text in the circuit diagram disappeared
I copied the Sch circuit diagram of AD6.9 to Word and then converted it to PDF. The numbers of the components in the circuit diagram disappeared. How can I solve this problem? I have tried to enlarge ...
liaohailong_9 PCB Design
LCD1604 driver module
/*Remark 1: LCD1604 only contains the character library in the ASCII code table, no Chinese character library, can not be dotted by itself, inconvenient to draw curves*/ /*Function 1 of this template:...
zzq宁静致远 51mcu
Which hero can give me a programming manual for STM32F030XX
Can someone give me a programming manual for STM32F030XX, which explains how to use UART, SPI, DMA, ADC, etc. It would be best if it is in Chinese, but English is also OK....
bigbat stm32/stm8
What is the highest delay resolution that FPGA can achieve currently?
I would like to ask for help from my brothers and sisters. Can the highest delay step that the current FPGA can achieve reach 1ps? Thank you in advance....
xd2186 FPGA/CPLD
Is the highest bit of the result of binary signed multiplication the sign extended bit?
There seems to be a saying that the highest bit of the result of binary signed multiplication is the extended sign bit, and we often delete it in actual engineering. However, I found that if the maxim...
sharbioue FPGA/CPLD
Controllable gain amplification
[i=s] This post was last edited by paulhyde on 2014-9-15 03:00 [/i] Controllable gain amplification, adjust the voltage on pin 3 to adjust the gain...
成杨 Electronics Design Contest

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2303  1500  2294  2372  1540  47  31  48  30  24 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号